About Training Project | Course Syllabus | Application Instructions | Mentors | Terms & Conditions | Trainees Announcement
If this is NOT a Design Challenge, what is the 'Path to Programmable' training project? Here's the story…
About Training Project | Course Syllabus | Application Instructions | Mentors | Terms & Conditions | Trainees Announcement
If this is NOT a Design Challenge, what is the 'Path to Programmable' training project? Here's the story…
Hey everyone,
And just like that we have reached the end of the lab manual series.
Zynq_2017_4_lab_8_v12.pdf
The lab starts off from where we had left off earlier. Just to recap -
The Module 2 of the MiniZed Path to Programmable is focused on software development in xilinx fpga. The previous minized SW development ZYNQ blog can be read here
The Hardware related blogs are here Summary of Module 1 Path to Programmable ZYNQ HW bl…
I have created with usage of FIR compiler IP a simple low pass filter. The low-pass filter is described by the formula:
y(n) = 2y(n-1)-y(n-2)+x(n)-2x(n-6)+x(n-12). It has cut frequency around 11 Hz. I have used it for filtering and denoising a ECG signal…
Hey everyone.,
So let's continue onward with setting up our basics for TCL.
After a brief read through the lab, I plan to use Vivado in tcl mode (non GUI mode). Let's see if we can change ports in a block diagram without seeing…
To control my camera module, I'm going to use a X-Y gimbal made from RC servos.
I will run the servos from the MiniZed.
To do this, I have modified the code from the IP training to run two RC servos instead (and addition to) the PL leds.
The new Vivado…
The main purpose of lab 10 and 11 is to get familiar with Xilinx libraries and Pmod (Peripheral Modules )
1. Create the application project
In this part we will learn how works example application which reads and writes MAC address configuration data to…
The main purpose of this lab is to get familiar with Interrupt Service Routine. We will see how interrupts works based on example with PWM LED dimmer.
1. Create the Interrupt application project
We need to create a new empty application project similar…
The main purpose of this lab is to get familiar with built-in functionality for creating a SDK project archive.
1. Create a complete SDK Project archive
In SDK please choose option File -> Export. Select General -> Archive File and select Next.
On…
In this lab we will learn how create a boot image for QSPI and boot from it with usage of FSBL. We will create boot image for test peripherals application and boot it from non-volatile memory.
1. Create the QSPI boot image
To create a boot image please…
First Stage Boot Loader application configures the FPGA with HW bit stream and loads operating system image or standalone image or second stage boot loader image from non-volatile memory (NAND/NOR/QSPI) to RAM and starts executing it. In this lab we will…
The purpose of this lab is to upload a example application from the SDK to the hardware through a JTAG connection (This part is similar to the laboratory number two from first module). Additionally we will get familiar with software debugging.
1. Configure…
This is an update on where my project is at.
My initial intent was to rebuild a line follower that I did back like 8 years ago; but using the MiniZed. The board is very well suited for this application - the PL (FPGA) can do all the grunt work of reading…
In this lab we will learn how to add a new software application to SDK based on examples with Hello World and Memory/Peripheral tests applications.
1. Start of development based on example code
Please launch Xilinx SDK and choose: File -> New -> Application…
Hey everyone,
In lab 3 we will start discussing the other Zynq blocks in detail.
The lab starts with introducing the selection of boot device. The QSPI memory interface (Quad Serial Peripheral Interface) is a SPI (another asynchronous…
My project is to do something interesting with the PMOD TDM114 camera module.
I found a demo project on the Avnet site called "MJPEG Video Streaming on Avnet MiniZed"
It looks like exactly what I needed to start this project, so I downloaded the…
In this post, we'll /finally/ upload to the physical MiniZed AND get it to boot up on its own running a program.
Through Avnet, Xilinx and Element14, a training program to learn about the Zynq 7000 platform which is System On Chip…
Hello again,
In lab 5 we finally connect the MiniZed and flash it with a program! Closely followed by lab 6 in which we set up the first stage bootloader - FSBL. This will allow the MiniZed to run "untethered" and not plugged in with the JTAG connector…
Finished the second module training course today with minimal headaches.
Lab 8 objectives:
This lab came in handy, because I messed up something during lab 10 and I had to revert to the archived workspace from lab 8.
Whatever I did, the SDK will no longer…
Hello,
In this lesson, we create our own application; and explore some of the available code examples for the Zynq MiniZed training board.
Through Avnet, Xilinx and Element14, a training program to learn about the Zynq 7000 platform which is System…
Welcome back everyone - hope you all have a great new year! This lab goes into much more detail about what the Board Support Package (BSP) is and does when it comes to the software SDK. For me, this cleared up a lot of questions…
For my Path to Programmable project, I wanted to build something that would use both the PS & PL of the Zynq-7000.
The original plan was to build a logic analyzer that used BRAM & DRAM as a sample buffer, but I realized that I might not get it to…
This video explored the system libraries that Xilinx includes with SDK. These can be configured and initialized from the BSP settings eg- the Flash library allows users to select the manufacturer (Atmel, Microchip, Micron…
The Module 2 of the MiniZed Path to Programmable is focused on software development in xilinx fpga. After viewing the training videos; this module is about Vivado SDK and SDK Application development flow. The previous minized hardware development ZYNQ…
The Module 2 of the MiniZed Path to Programmable is focused on software development in xilinx fpga. The previous minized SW development ZYNQ blog can be read here ZYNQ-SW Module 2 Minized Blog1 -- Labs 0 1 2
The Hardware related blogs are here Summary…
