Blog

LiFi #5 - Block Explanation

2022-02-01T04:35:00Z

LiFi #5 Block Explanation Table of Contents Abstract Modules LIR interface BOUND Detector ID Buffer Length Extractor Data Field CRC XMODEM Registers CONFIG STATUS RECEIVED ID DATA SPLITTER Peripheral Assembly Simulation Testbenches ID test ...(read more)

LiFi #4 - Custom LiFi Peripheral

2022-02-01T04:11:00Z

LiFi #4: Custom LiFi Peripheral Table of Contents Abstract Protocol Inspiration Framing Boundaries Frontend Circuit Limitations Design Flow Overview Conclusion Abstract As promised in an earlier edit, this is the UPDATE I wanted to make t...(read more)

Blog 1: Anomaly detection using CMOD 7 FPGA

2022-01-31T18:46:00Z

Initial thoughts and things planned: After the industrial revolution in the 18th-century machines are vital parts of humans and they are very much essential to fulfill the demands of the fast-growing world. We as engineers should try to reduce the co...(read more)

Getting started with digilent FPGA Board With Xilinx Vivado.

2022-01-31T15:32:00Z

Getting started with digilent FPGA Board With Xilinx Vivado. Here I am explaining steps to create a simple project Using FPGA And Xilinx Vivado Software. In this project, I am Using Cmod S7 Onboard LED And Buttons To show an example. Here I am Explai...(read more)

Audio Synth #7 - Design challenge ends, project continues

2022-01-31T03:15:00Z

Table of Contents Audio Synth #1 - The project Audio Synth #2 - Board introduction and IDE setup Audio Synth #3 - Arduino to CmodS7 COMM Test Audio Synth #4 - Use PWM to control LED Audio Synth #5 - Testing the I2S PCM5102 DAC Decoder Board Audio Sy...(read more)

Security Camera #1: Project Proposal

2022-01-30T14:15:00Z

Blog 1: Project Proposal This 6-part blog series will go over the project build-up for a simple security camera. FPGA camera projects best demonstrate the parallel capability of FPGAs when interfacing with a high throughput device like a camera....(read more)

Security Camera #6: Project Demonstration and Final Words

2022-01-30T05:20:00Z

Blog 6: Project Demonstration and Final Words Yes, we are now down to my final blog. The goal of this last blog is to show how to use my project, demonstrate the project in action, and have some final words. Materials needed? CMOD S7 FPGA XIlinx Viv...(read more)

Security Camera #5: Adding Peripheral Sensors

2022-01-30T03:44:00Z

Blog 5: Adding Peripheral Sensors We successfully connected the OV7670 camera to the SD card driver for storage of images. Now its time to make our camera smarter by adding sensors! The goal of this fifth blog is to interface sensors in our Security ...(read more)

Security Camera #4: Interfacing with OV7670 Camera

2022-01-29T06:19:00Z

Blog 4: Interfacing with OV7670 Camera Now that we have the driver for the SD card where the images will be stored to, it is now time for the main event. The goal of this fourth blog is to to be able to interface with the OV7670 camera. OV7670 is the...(read more)

Security Hardware Accelerator #7 SHA256 in UART port

2022-01-29T01:34:00Z

1. Brief In previous blog, SHA256 has been elastrated and acomplished in software core and hardware core. Only with independant port, can sha256 accelerator runs. There have been choice of SPI, I2C, USB or UART. Fully understand of protocle is ...(read more)

Security Camera #3: Testing the SD Card Driver

2022-01-29T00:47:00Z

Blog 3: Testing the SD Card Driver If you have read my first two blogs, I'm sure you are feeling bored by now. But don't you worry, today will be more hands-on. The goal of this third blog is to verify that the SD card driver is working. Mate...(read more)

Analog signal processing on FPGA #2 - Integration of the MicroBlaze IP core into the FPGA

2022-01-28T14:32:00Z

In this part, I will describe how I integrated the MicroBlaze IP core into the FPGA. I have Vivado 2019.1 installed. There is a good description of how to install Vivado and Board File here: https://digilent.com/reference/programmable-logic/ gui...(read more)

Security Camera #2: SD Card Interfacing

2022-01-28T08:20:00Z

Blog 2: SD Card Interfacing Before we dive into camera interfacing, we must first ready the SD card where we will save the images. The aim of this second blog is to have a working SD Card driver in pure Verilog HDL. How to Interface with an SD Card...(read more)

HACK CPUMOD S7 #5: Peripheral Remapping

2022-01-27T20:51:00Z

This time the HACK uC has a new memory map, as the table shows, this memory map includes two BSP components; SWITCH and LEDS. The SWITCH register only maps one of the buttons in the board, BTN1, the other one corresponds to computer reset. The LEDS ...(read more)

HACK CPUMOD S7 #4: PWM Module extension

2022-01-24T22:51:00Z

Consider the IP Catalog, mainly the Clocking Wizard. For this component we can stablish an input clock of 12MHz, as the boards has, and the output is multipled by power of two values. This allow a power up in the clock speed, consequently, the PWM c...(read more)