Hello,
I plan to use cores independtly, each of them running a real time application.
Is there a way to split the L2 cache into two indenpendant cache zone(one for each core) to avoid interference between the two cores ?
Or Is there a way to disable the L2 cache and use it as addressable memory ?
I didn't find the answer in the ug585 documentation.
Thank you