Hello,
I am trying to port Microzed Phython1300 reference design to SVDK (picoZed). In short I use same Vivado version 2014.3.1, I changed PS preset to match picoZed, changed Zynq from 7020 to 7015, updated the IP to match the new HW and changed HW constrains to match SVDK. My problem is that when performing Synthesis I get the following error:
[Netlist 29-72] Incorrect value 'zynq' specified for property 'SIM_DEVICE'. Expecting type 'string' with possible values of '7SERIES,VIRTEX4,VIRTEX5,VIRTEX6'. The system will either use the default value or the property value will be dropped. Please verify your source files. ["c:/Designs/PYTHON1300_REF_DESIGN/vivado_7015/project_1.srcs/sources_1/ipshared/avnet.com/fmc_imageon_vita_receiver_v1_15_a/d7c3afaa/project_6.srcs/sources_1/imports/fmc_imageon_vita_receiver_v1_15_a/iserdes_clocks.vhd":1204].
Anybody, knows where this could come from?
Thanks in advance.
Ben