XMD% connect arm hw
JTAG chain configuration
--------------------------------------------------
Device ID Code IR Length Part Name
1 4ba00477 4 Cortex-A9
2 03727093 6 XC7Z020
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return 0.
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................6
No of Addr/Data Watchpoints.........4
Connected to "arm" target. id = 64
Starting GDB server for "arm" target (id = 64) at TCP port no 1234
XMD% source D:/planahead/uboot/uboot.sdk/SDK/SDK_Export/hw/ps7_init.tcl
XMD% D:/planahead/uboot/stub.tcl
couldn't execute "D:planaheadubootstub.tcl": no such file or directory
XMD% source D:/planahead/uboot/stub.tcl
--------------------------------------------------
Enabling extended memory access checks for Zynq.
Writes to reserved memory are not permitted and reads return 0.
To disable this feature, run "debugconfig -memory_access_check disable".
--------------------------------------------------
CortexA9 Processor Configuration
-------------------------------------
Version.............................0x00000003
User ID.............................0x00000000
No of PC Breakpoints................6
No of Addr/Data Watchpoints.........4
Connected to "arm" target. id = 65
Starting GDB server for "arm" target (id = 65) at TCP port no 1235
RUNNING> XMD% target 64
------------------------------------------------
System(0 ) - Hardware System on FPGA(Device 1) Targets:
------------------------------------------------
tTarget(64) - Cortex-A9(1) Hardware Debug Target*
tTarget(65) - Cortex-A9(2) Hardware Debug Target
tTarget(352) - Cortex-A9 CoreSight Debug Target
XMD% dow D:/planahead/uboot/u-boot.elf
Processor started. Type "stop" to stop processor
Downloading Program -- D:/planahead/uboot/u-boot.elf
tsection, .text: 0x04000000-0x04020c0b
tsection, .rodata: 0x04020c0c-0x0402740d
tsection, .hash: 0x04027410-0x0402744f
tsection, .data: 0x04027450-0x04027fcb
tsection, .got.plt: 0x04027fcc-0x04027fd7
tsection, .u_boot_cmd: 0x04027fd8-0x04028487
tsection, .rel.dyn: 0x04028488-0x0402cd1f
tsection, .dynsym: 0x0402cd20-0x0402cdcf
tsection, .bss: 0x04028488-0x0406b167
Download Progress.ERROR: Failed to download ELF file
tCannot access DDR: the controller is held in reset
XMD% debugconfig -memory_access_check disable
XMD% dow D:/planahead/uboot/u-boot.elf
Downloading Program -- D:/planahead/uboot/u-boot.elf
tsection, .text: 0x04000000-0x04020c0b
tsection, .rodata: 0x04020c0c-0x0402740d
tsection, .hash: 0x04027410-0x0402744f
tsection, .data: 0x04027450-0x04027fcb
tsection, .got.plt: 0x04027fcc-0x04027fd7
tsection, .u_boot_cmd: 0x04027fd8-0x04028487
tsection, .rel.dyn: 0x04028488-0x0402cd1f
tsection, .dynsym: 0x0402cd20-0x0402cdcf
tsection, .bss: 0x04028488-0x0406b167
Download Progress.ERROR: Failed to download ELF file
tCannot access DDR: the controller is held in reset
XMD% con
RUNNING> XMD% stop
Processor stopped
XMD%
XMD% dow -data D:/planahead/uboot/zImage.elf
Usage: dow [<-data>] <filename> [<addr>]
XMD% dow -data D:/planahead/uboot/zImage.elf 0x8000
ERROR: Cannot OPEN File
t - D:/planahead/uboot/zImage.elf
XMD% dow -data D:/planahead/uboot/zImage.elf 0x8000
ERROR: Cannot OPEN File
t - D:/planahead/uboot/zImage.elf
XMD% dow -data D:/planahead/uboot/zImage.elf 0x8000
ERROR: Cannot OPEN File
t - D:/planahead/uboot/zImage.elf
XMD% dow D:/planahead/uboot/u-boot.elf
Processor started. Type "stop" to stop processor
User Interrupt, Processor Stopped at 0xfffffe1c
Downloading Program -- D:/planahead/uboot/u-boot.elf
tsection, .text: 0x04000000-0x04020c0b
tsection, .rodata: 0x04020c0c-0x0402740d
tsection, .hash: 0x04027410-0x0402744f
tsection, .data: 0x04027450-0x04027fcb
tsection, .got.plt: 0x04027fcc-0x04027fd7
tsection, .u_boot_cmd: 0x04027fd8-0x04028487
tsection, .rel.dyn: 0x04028488-0x0402cd1f
tsection, .dynsym: 0x0402cd20-0x0402cdcf
tsection, .bss: 0x04028488-0x0406b167
Download Progress.ERROR: Failed to download ELF file
tCannot access DDR: the controller is held in reset
