Actions
Forum Thread Details
  • State Not Answered
  • Replies 8 replies
  • Subscribers 348 subscribers
  • Views 660 views
  • Users 0 members are here
Related

Zedboard Tutorial issues on vivado 2015.1

Former Member

Hello all, I'm starting to work with the ZedBoard and as i'm going through the tutorial provided with the website. I manage to fix the first errors that I faced but right now I'm stuck in exercise 4. I've followed all the steps carefully but i can't generate my bitstream. I got the following error messages:
[Common 17-55] 'set_property' expects at least one object.It
seems to me that something went wrong on my block design (you can check it here - http://postimg.org/image/5trz6zqad/). Should I get a 16 bit vector in the IRQ_F2P entrance of my ZNYQ7 PS block? Also I can't spi_0_ss_iobuf component instaciation. any chances all this could be related? I'm running vivado 2015.1 in a windows 8.1 64bits OS

Parents
  • 0

    There can be minor differences as you move between different versions of the Vivado tools. I would suggest working through the tutorial in the version it was targeted for, Vivado 2014.1 in this case, first.

     

    As mentioned above, the error you are getting seems to indicate a difference between your design and the constraints file. It is likely that either the newer version of the tools used a different naming convention or you may have made a typo error while entering your design. I notice that the output port for the axi_quad_spi IP is named 'spi_rtl' in your block diagram but the 'set_property' constraints in the tutorial are different. I would look there if you do want to attempt to use Vivado 2015.1.

     

    -Gary

Reply
  • 0

    There can be minor differences as you move between different versions of the Vivado tools. I would suggest working through the tutorial in the version it was targeted for, Vivado 2014.1 in this case, first.

     

    As mentioned above, the error you are getting seems to indicate a difference between your design and the constraints file. It is likely that either the newer version of the tools used a different naming convention or you may have made a typo error while entering your design. I notice that the output port for the axi_quad_spi IP is named 'spi_rtl' in your block diagram but the 'set_property' constraints in the tutorial are different. I would look there if you do want to attempt to use Vivado 2015.1.

     

    -Gary

Children
No Data