• Error getting 100MHz PL clock to interface with FPGA fabric [Place 30-69] Instance (IBUF driven by I/O terminal sys_clk) is unplaced after IO placer

    I am using a MiniZed Zedboard

    I have been having issues getting the clocks from the Zynq processing system to reach my FPGA HDL design. I ran into this same issue on another personal project, something small, and found some late-night solution that I have…