<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.element14.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/"><channel><title>Duplicate Pin in Component - Schematic Compiler Warning</title><link>https://community.element14.com/products/manufacturers/altium/w/documents/3361/duplicate-pin-in-component---schematic-compiler-warning</link><description /><dc:language>en-US</dc:language><generator>Telligent Community 12</generator><item><title>Duplicate Pin in Component - Schematic Compiler Warning</title><link>https://community.element14.com/products/manufacturers/altium/w/documents/3361/duplicate-pin-in-component---schematic-compiler-warning</link><pubDate>Wed, 06 Oct 2021 21:28:57 GMT</pubDate><guid isPermaLink="false">93d5dcb4-84c2-446f-b2cb-99731719e767:730c1099-a32b-408c-80f9-2092eda81475</guid><dc:creator>e14softwareuk</dc:creator><comments>https://community.element14.com/products/manufacturers/altium/w/documents/3361/duplicate-pin-in-component---schematic-compiler-warning#comments</comments><description>Current Revision posted to Documents by e14softwareuk on 10/6/2021 9:28:57 PM&lt;br /&gt;
&lt;p style="margin:0;"&gt;When compiling a schematic (&lt;strong&gt;Home&lt;/strong&gt; | &lt;strong&gt;Project&lt;/strong&gt; &amp;gt;&amp;gt; &lt;strong&gt;Compile&lt;/strong&gt;) you may find yourself with a warning in the Messages window &amp;quot;Duplicate pins in component Pin XXX-X and Pin YYY-Y&amp;quot;. This can occur when using multi-part library symbols where each sub-part (gate) contains power pins where the power pins are common to all sub-parts.&lt;/p&gt;&lt;p style="margin:0;padding:0px;"&gt;&amp;nbsp;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;span&gt;&lt;a href="https://community.element14.com/resized-image/__size/871x97/__key/communityserver-wikis-components-files/00-00-00-01-30/contentimage_5F00_90993.png"&gt;&lt;img alt="image" src="https://community-storage.element14.com/communityserver-components-secureimagefileviewer/communityserver/wikis/components/files/00/00/00/01/30/contentimage_90993.png-871x97.png?sv=2016-05-31&amp;amp;sr=b&amp;amp;sig=9DxX8TBPecpyNPa3zDrAiIEp%2BDwO1Y39uhIffoCb7mM%3D&amp;amp;se=2026-05-27T23%3A59%3A59Z&amp;amp;sp=r&amp;amp;_=irLbt5iHkop1g+D0kKhkQg==" style="max-height: 97px;max-width: 871px;" /&gt;&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;p style="margin:0;padding:0px;"&gt;&amp;nbsp;&lt;/p&gt;&lt;p style="margin:0;"&gt;Only one error is reported per unique component pin. For example you may have a 4 part op amp with power on pins 4 and 11. You will only receive one warning per op amp (not per sub-part) regardless of how many sub-parts of that op amp are in error.&lt;/p&gt;&lt;p style="margin:0;padding:0px;"&gt;&amp;nbsp;&lt;/p&gt;&lt;p style="margin:0;"&gt;To eliminate the error you need to wire up all the pins, the same net being used for each unique &amp;#39;duplicate&amp;#39; pin (e.g. all sub-parts have pin 4 wired to VEE). If any common pins are not wired or you have used different nets the warning message will persist.&lt;/p&gt;&lt;p style="margin:0;padding:0px;"&gt;&amp;nbsp;&lt;/p&gt;&lt;h3&gt;I don&amp;#39;t want power pins on all my symbol sub-parts!&lt;/h3&gt;&lt;p style="margin:0;"&gt;Many multi-gate vault symbols are designed following the convention of adding the power pins to every gate instance. Even though there is the option to hide the pins when added to a schematic this does not remove the drawn lines on the symbol. If you prefer to have a separate power sub-part then you will need to design your own symbol, it&amp;#39;s quite easy and no reason you cannot just copy and paste the footprint to use with your newly drawn symbol.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;

&lt;div style="font-size: 90%;"&gt;Tags: sch, circuitstudio&lt;/div&gt;
</description></item></channel></rss>