Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

_david_ — Thu, 09 Sep 2021 21:06:46 GMT

I am sure you guys get asked this a lot, but will this design be updated to 2021.1 soon? I've tried to debug some of these scripts myself, but without much success.

I noticed that the "common.sh" script got patched recently, which seems to have fixed some include errors that I was experiencing in meta-avnet/recipes-core/images/avnet-image-full.inc:

packagegroup-petalinux-vitisai \

packagegroup-petalinux-vitisai-dev \

I also noticed that the meta-avnet/conf/machine/u96v2-sbc.conf has been patched to use the proper board name "u96v2-sbc".

As far as I can tell, the only other issue is with meta-on-semiconductor/conf/layer.conf using "zeus" instead of "gatesgarth". If the script uses "zeus" then my terminal crashes within a couple minutes, but if the script uses "gatesgarth", I can generate a full linux image after ~4 hours. The image, however, fails during boot, and I get the following error:

Please wait: booting...

Fri Mar 9 12:34:56 UTC 2018

chmod: cannot access '/var/log/wtmp': No such file or direcory

Failed to set mode -06640 for -/var/log/wtmp-.

Configuring packages on first boot....

(This may take several minutes. Please do not power off the machine.)

Running postinst /etc/rpm-postinsts/100-libmali-xlnx...

Running postinst /etc/rpm-postinsts/101-zocl...

Running postinst /etc/rpm-postinsts/102-sysvinit-inittab...

Running postinst /etc/rpm-postinsts/103-xrt...

update-rc.d: /etc/init.d/run-postinsts exists during rc.d purge (continuing)

Removing any system startup links for run-postinsts ...

/etc/rcS.d/S99run-postinsts

Starting Ultra96 AP setup daemon... done.

Turning Ultra96 Wifi & Bluetooth LEDs ON.../etc/rcS.d/S99ultra96-radio-leds.sh: line 36: echo: write error: Device or resource busy

/etc/rcS.d/S99ultra96-radio-leds.sh: line 41: gpio505/direction: No such file or directory

/etc/rcS.d/S99ultra96-radio-leds.sh: line 45: gpio505/value: No such file or directory

/etc/rcS.d/S99ultra96-radio-leds.sh: line 49: echo: write error: Invalid argument

done.

Starting Flask server deamon to serve Ultra96 startup page.

INIT: Entering runlevel: 5

/usr/bin/load_camera_config: line 35: echo: write error: Device or resource busy

/usr/bin/load_camera_config: line 36: /sys/class/gpio/gpio505/direction: No such file or directory

/usr/bin/load_camera_config: line 37: /sys/class/gpio/gpio505/value: No such file or directory

I doubt much can be gathered from this error message. For one thing, if I had to guess, more changes need to made in the meta-on-semiconductor layer rather than just changing the layer.conf string from "zeus" to "gatesgarth".

If possible, I'd really like to stick with 2021.1 tools, but if that isn't feasible in the near future, I'll just revert to an older version (2020.2?) using the Avnet VM. For context, I have an un-accelerated python application running on the PS using the OOB image that I want to replace with a Vitis HLS accerlated kernel in the PL. I'm hoping to build the design from source with 2021.1 tools, then modify the design, and rebuild everything. As someone whose only worked with baremetal up to this point though, the petalinux flow has seemed daunting, so any help would be appreciated.

Thank you,

David

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

dje666x — Tue, 01 Jun 2021 11:35:43 GMT

Thanks Tom,

That fix has allowed me to advance to level-2. Now I need to source the v_OSD IP license. Any idea if this is part of a video IP bundle from Xilinx.?

ta,

David

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

dje666x — Fri, 28 May 2021 10:16:00 GMT

Wanting to run this tutorial with Xilinx 2020.2 tools I did the following, with my minor edits in bold text.

$ cd ~

$ mkdir -p git/avnet

$ cd git/avnet/

$ git clone https://github.com/Avnet/bdf.git

$ git clone https://github.com/Avnet/hdl.git

$ git clone https://github.com/Avnet/petalinux.git

$ cd bdf
$ git checkout master

$ cd ../petalinux

$ git checkout 2020.2

$ cd ../hdl

$ git checkout 2020.2

# Run the Vivado build script for the Ultra96-V2 dualcam design

$ cd ../petalinux

$ ./scripts/make_u96v2_sbc_dualcam.sh

This fails as follows.

Verifying repositories ...

Checking Environment (Xilinx tools sourced) ...

Verifying the hdl repository is checked out with the correct 2020p2_u96v2_sbc_dualcam_20210426_105325 tag.

/home/dje/git/avnet/petalinux/scripts/common.sh: line 127: [: 2020p2_u96v2_sbc_dualcam_20210426_105325: unary operator expected

Reported hdl tag is .

This does not match requested 2020p2_u96v2_sbc_dualcam_20210426_105325. Exiting now.

A solution to this matter would be appreciated.

Regards,

DJE666x

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

jomoenginer — Wed, 17 Mar 2021 16:07:04 GMT

Sorry, I'm on a posting frenzy.

I attempted to run through the steps listed here, however it appears to have stopped and then failed at the "Wait for bitstream to be written" step.

Does this require having gone through the hardware build instructions first?

Does this require having the Ultra96-V2 connected in JTAG mode before running through this?

These are the steps I took to run the PetaLinux build:

[embed:dc8ab71f-3b98-42d9-b0f6-e21e02a0f8e2:3ef06e6b-9b7d-4651-b12d-db8be7f5e991:type=text&text=vitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+.+%2Ftools%2FXilinx%2FVitis%2F2020.1%2Fsettings64.sh%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+.+%2Fopt%2Fxilinx%2Fxrt%2Fsetup.sh%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+.+%2Ftools%2FXilinx%2FVivado%2F2020.1%2Fsettings64.sh%0A%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+rm+-rf+git%2F%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+mkdir+-p+git%2Favnet%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%24+cd+git%2Favnet%2F%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%24+git+clone+https%3A%2F%2Fgithub.com%2FAvnet%2Fbdf.git%0ACloning+into+%27bdf%27...%0Aremote%3A+Enumerating+objects%3A+123%2C+done.%0Aremote%3A+Counting+objects%3A+100%25+%28123%2F123%29%2C+done.%0Aremote%3A+Compressing+objects%3A+100%25+%2886%2F86%29%2C+done.%0Aremote%3A+Total+380+%28delta+48%29%2C+reused+110+%28delta+37%29%2C+pack-reused+257%0AReceiving+objects%3A+100%25+%28380%2F380%29%2C+23.20+MiB+%7C+4.12+MiB%2Fs%2C+done.%0AResolving+deltas%3A+100%25+%28145%2F145%29%2C+done.%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%24+git+clone+https%3A%2F%2Fgithub.com%2FAvnet%2Fhdl.git%0ACloning+into+%27hdl%27...%0Aremote%3A+Enumerating+objects%3A+669%2C+done.%0Aremote%3A+Counting+objects%3A+100%25+%28669%2F669%29%2C+done.%0Aremote%3A+Compressing+objects%3A+100%25+%28244%2F244%29%2C+done.%0Aremote%3A+Total+5006+%28delta+442%29%2C+reused+595+%28delta+372%29%2C+pack-reused+4337%0AReceiving+objects%3A+100%25+%285006%2F5006%29%2C+14.86+MiB+%7C+2.81+MiB%2Fs%2C+done.%0AResolving+deltas%3A+100%25+%283006%2F3006%29%2C+done.%0AChecking+out+files%3A+100%25+%281874%2F1874%29%2C+done.%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%24+git+clone+https%3A%2F%2Fgithub.com%2FAvnet%2Fpetalinux.git%0ACloning+into+%27petalinux%27...%0Aremote%3A+Enumerating+objects%3A+209%2C+done.%0Aremote%3A+Counting+objects%3A+100%25+%28209%2F209%29%2C+done.%0Aremote%3A+Compressing+objects%3A+100%25+%2897%2F97%29%2C+done.%0Aremote%3A+Total+3039+%28delta+158%29%2C+reused+150+%28delta+106%29%2C+pack-reused+2830%0AReceiving+objects%3A+100%25+%283039%2F3039%29%2C+6.14+MiB+%7C+2.99+MiB%2Fs%2C+done.%0AResolving+deltas%3A+100%25+%281676%2F1676%29%2C+done.%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%24+cd+bdf%2F%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fbdf%24+git+checkout+master%0AAlready+on+%27master%27%0AYour+branch+is+up+to+date+with+%27origin%2Fmaster%27.%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fbdf%24+cd+..%2Fpetalinux%2F%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fpetalinux%24+git+checkout+2020.1%0ABranch+%272020.1%27+set+up+to+track+remote+branch+%272020.1%27+from+%27origin%27.%0ASwitched+to+a+new+branch+%272020.1%27%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fpetalinux%24+cd+..%2Fhdl%2F%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fhdl%24+git+checkout+2020.1%0ABranch+%272020.1%27+set+up+to+track+remote+branch+%272020.1%27+from+%27origin%27.%0ASwitched+to+a+new+branch+%272020.1%27%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fhdl%24+ls%0Aavnet_logo.png++Boards++IP++Projects++README.md++Scripts++Software%0A%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fhdl%24+cd+..%2Fpetalinux%2F]

Result of the build:

[embed:dc8ab71f-3b98-42d9-b0f6-e21e02a0f8e2:3ef06e6b-9b7d-4651-b12d-db8be7f5e991:type=text&text=%2F%2F+Run+Build%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fpetalinux%24+.%2Fscripts%2Fmake_ultra96v2_dualcam.sh%0A%0AVerifying+repositories+...%0A%0A%0AChecking+Environment+%28Xilinx+tools+sourced%29+...%0A%0A%0AChecking+%27ultra96v2_dualcam%2FULTRA96V2_2020_1%27+Vivado+Project+...%0A%0A%0ANo+built+Vivado+HW+project+ultra96v2_dualcam%2FULTRA96V2_2020_1+found.%0AWill+build+the+hardware+platform+now.%0A%0A%0A******+Vivado+v2020.1+%2864-bit%29%0A++****+SW+Build+2902540+on+Wed+May+27+19%3A54%3A35+MDT+2020%0A++****+IP+Build+2902112+on+Wed+May+27+22%3A43%3A36+MDT+2020%0A++++**+Copyright+1986-2020+Xilinx%2C+Inc.+All+Rights+Reserved.%0A%0Asource+make_ultra96v2_dualcam.tcl+-notrace%0A%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A*-+++++++++++++++++++++++++++++++++++++++++++++++++++++-*%0A*-++++++++Welcome+to+the+Avnet+Project+Builder+++++++++-*%0A*-+++++++++++++++++++++++++++++++++++++++++++++++++++++-*%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A%0ABDF+path+set+to+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fbdf+%0A%0A%0A%0A%2B------------------%2B------------------------------------%2B%0A%7C+Setting++++++++++%7C+++++Configuration++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+Board++++++++++++%7C+++++ULTRA96V2++++++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+Project++++++++++%7C+++++ultra96v2_dualcam++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+SDK++++++++++++++%7C+++++no+++++++++++++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+No+Close+Project+%7C+++++no+++++++++++++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+Version+override+%7C+++++yes++++++++++++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%7C+Device+++++++++++%7C+++++zynqmp+++++++++++++++++++++++++%7C%0A%2B------------------%2B------------------------------------%2B%0A%0A%0A%0AOverriding+Version+Check%2C+Please+Check+the+Design+for+Validity%21%0A%0A%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A+Selected+Board+and+Project+as%3A%0A+ULTRA96V2+and+ultra96v2_dualcam%0A*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*%0A%0A%0ANot+Requesting+Tag%0ASetting+Up+Project+ultra96v2_dualcam...%0A%0A*****+Creating+Vivado+Project...%0Acreate_project%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A04+%3B+elapsed+%3D+00%3A00%3A10+.+Memory+%28MB%29%3A+peak+%3D+2032.109+%3B+gain+%3D+2.016+%3B+free+physical+%3D+4557+%3B+free+virtual+%3D+8669%0A*****+Assigning+Vivado+Project+board_part+Property+to+ultra96v2...%0A%0A*****+Generating+IP...%0A%0A*****+Updating+Vivado+to+include+IP+Folder%0AINFO%3A+%5BIP_Flow+19-234%5D+Refreshing+IP+repositories%0AINFO%3A+%5BIP_Flow+19-1700%5D+Loaded+user+IP+repository+%27%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FIP%27.%0AINFO%3A+%5BIP_Flow+19-2313%5D+Loaded+Vivado+IP+repository+%27%2Ftools%2FXilinx%2FVivado%2F2020.1%2Fdata%2Fip%27.%0Aupdate_ip_catalog%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A06+%3B+elapsed+%3D+00%3A00%3A15+.+Memory+%28MB%29%3A+peak+%3D+2032.109+%3B+gain+%3D+0.000+%3B+free+physical+%3D+4506+%3B+free+virtual+%3D+8655%0A%0A*****+Creating+Block+Design...%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0Acreate_bd_design%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A01+%3B+elapsed+%3D+00%3A00%3A05+.+Memory+%28MB%29%3A+peak+%3D+2096.023+%3B+gain+%3D+21.051+%3B+free+physical+%3D+4449+%3B+free+virtual+%3D+8637%0A%0A*****+Add+defined+IP+blocks+to+Block+Design...%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AINFO%3A+%5BDevice+21-403%5D+Loading+part+xczu3eg-sbva484-1-i%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27RX_EQUALIZATION_S%27+from+%27NONE%27+to+%27EQ_NONE%27+has+been+ignored+for+IP+%27ULTRA96V2_mipi_csi2_rx_subsyst_0_0%2Fbd_1b41%2Fbd_1b41_phy_0%2Fbd_1b41_phy_0_hssio_rx%27%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A07+%3B+elapsed+%3D+00%3A00%3A07+.+Memory+%28MB%29%3A+peak+%3D+2594.449+%3B+gain+%3D+0.000+%3B+free+physical+%3D+3195+%3B+free+virtual+%3D+7787%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A38+%3B+elapsed+%3D+00%3A01%3A21+.+Memory+%28MB%29%3A+peak+%3D+2594.449+%3B+gain+%3D+498.422+%3B+free+physical+%3D+3192+%3B+free+virtual+%3D+7784%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27RX_EQUALIZATION_S%27+from+%27NONE%27+to+%27EQ_NONE%27+has+been+ignored+for+IP+%27ULTRA96V2_mipi_csi2_rx_subsyst_0_0%2Fbd_1b41%2Fbd_1b41_phy_0%2Fbd_1b41_phy_0_hssio_rx%27%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A09+%3B+elapsed+%3D+00%3A00%3A09+.+Memory+%28MB%29%3A+peak+%3D+2594.449+%3B+gain+%3D+0.000+%3B+free+physical+%3D+3172+%3B+free+virtual+%3D+7765%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Fsystem_rst_out%28rst%29+and+%2Fphy%2Fsystem_rst_out%28undef%29%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axi_mm%2Fgpio_io_o+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axi_mm%2Fgpio_io_i+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fsmartconnect_1%2Faresetn%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fvdma_trunc%2Faresetn%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fvdma_pad%2Faresetn%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fvideo_router%2FM03_AXIS_ARESETN%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fvideo_router%2FS03_AXIS_ARESETN%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fvideo_router%2FS09_AXIS_ARESETN%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fdint%2Fap_rst_n%28rst%29%0AWARNING%3A+%5BBD+41-1731%5D+Type+mismatch+between+connected+pins%3A+%2Freset_sel_axi_mm%2Fgpio_io_o%28undef%29+and+%2Fdeint_cc%2Fm_axis_aresetn%28rst%29%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axis%2Fgpio_io_o+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axis%2Fgpio_io_i+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Fdeint_ss%2Fm_axis_tuser+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+M_AXIS%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Fdeint_cc%2Fs_axis_tuser+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+S_AXIS%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Fdeint_cc%2Fm_axis_tuser+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+M_AXIS%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Fdint%2Fs_axis_video_TUSER+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+s_axis_video%0A1%0Atrue%0Atrue%0ASlave+segment+%27%2Faxi_vdma%2FS_AXI_LITE%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0000_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fcsc%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0001_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fdint%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0002_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fhcr%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0003_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fhsc%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0004_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fltr%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0005_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Freset_sel_axi_mm%2FS_AXI%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0006_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Freset_sel_axis%2FS_AXI%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0007_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fvcr_i%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0008_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fvcr_o%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0009_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fvideo_router%2Fxbar%2FS_AXI_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x000A_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fvsc%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x000B_0000+%5B+64K+%5D%3E.%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A06+%3B+elapsed+%3D+00%3A00%3A08+.+Memory+%28MB%29%3A+peak+%3D+2594.449+%3B+gain+%3D+0.000+%3B+free+physical+%3D+3097+%3B+free+virtual+%3D+7694%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axis%2Fgpio_io_i+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2Freset_sel_axis%2Fgpio_io_o+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0A0%0Afalse%0Afalse%0ASlave+segment+%27%2Fhsc%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0000_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Freset_sel_axis%2FS_AXI%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0001_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2Fvsc%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2Fs_axi_ctrl%27+at+%3C0x0002_0000+%5B+64K+%5D%3E.%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fui%2Fbd_8b17350d.ui%3E+%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2FGPIO%2Faxi_gpio_0%2Fgpio_io_o+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+GPIO%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2FLIVE_VIDEO_DP%2Falpha_control_0%2Fvideo_active_out+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+video_out%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2FLIVE_VIDEO_DP%2Falpha_control_0%2Fvideo_dout+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+video_out%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2FLIVE_VIDEO_DP%2Falpha_control_0%2Fvideo_hsync_out+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+video_out%0AWARNING%3A+%5BBD+41-1306%5D+The+connection+to+interface+pin+%2FLIVE_VIDEO_DP%2Falpha_control_0%2Fvideo_vsync_out+is+being+overridden+by+the+user.+This+pin+will+not+be+connected+as+a+part+of+interface+connection+video_out%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0ACRITICAL+WARNING%3A+%5BPSU-1%5D++Actual+device+frequency+is+%3A+479.995209.+Minimum+actual+device+frequency+supported+for+DDR+for+current+part+is+500.000000.+%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A05+%3B+elapsed+%3D+00%3A00%3A07+.+Memory+%28MB%29%3A+peak+%3D+2717.453+%3B+gain+%3D+106.996+%3B+free+physical+%3D+2937+%3B+free+virtual+%3D+7568%0AINFO%3A+%5BPSU-0%5D+Address+Range+of+DDR+%280x1ff00000+to+0x1fffffff%29+is+reserved+by+PMU+for+internal+purpose.%0AINFO%3A+%5BPSU-1%5D++DP_AUDIO+clock+source%3A+RPLL+is+also+being+used+by+other+peripheral+clocks.+Their+outputs+may+get+impacted+if+any+driver+changes+DP_AUDIO+PLL+source+to+support+runtime+audio+change+%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0Acreate_bd_cell%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A47+%3B+elapsed+%3D+00%3A01%3A32+.+Memory+%28MB%29%3A+peak+%3D+3177.770+%3B+gain+%3D+460.316+%3B+free+physical+%3D+2451+%3B+free+virtual+%3D+7102%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27MMCM_DIVCLK_DIVIDE%27+from+%271%27+to+%275%27+has+been+ignored+for+IP+%27clk_wiz%27%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27MMCM_CLKFBOUT_MULT_F%27+from+%2712.000%27+to+%2732.000%27+has+been+ignored+for+IP+%27clk_wiz%27%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27MMCM_CLKIN1_PERIOD%27+from+%2710.000%27+to+%275.333%27+has+been+ignored+for+IP+%27clk_wiz%27%0AWARNING%3A+%5BIP_Flow+19-3374%5D+An+attempt+to+modify+the+value+of+disabled+parameter+%27MMCM_CLKIN2_PERIOD%27+from+%2710.000%27+to+%2710.0%27+has+been+ignored+for+IP+%27clk_wiz%27%0ASlave+segment+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FSAXIGP2%2FHP0_DDR_LOW%27+is+being+assigned+into+address+space+%27%2FCAPTURE_PIPLINE%2Fv_frmbuf_wr_0%2FData_m_axi_mm_video%27+at+%3C0x0000_0000+%5B+2G+%5D%3E.%0ASlave+segment+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FSAXIGP2%2FHP0_DDR_LOW%27+is+being+assigned+into+address+space+%27%2FLIVE_VIDEO_DP%2Fv_frmbuf_rd_0%2FData_m_axi_mm_video%27+at+%3C0x0000_0000+%5B+2G+%5D%3E.%0ASlave+segment+%27%2FLIVE_VIDEO_DP%2Falpha_control_0%2FS00_AXI%2FS00_AXI_reg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA001_1000+%5B+4K+%5D%3E.%0ASlave+segment+%27%2FGPIO%2Faxi_gpio_0%2FS_AXI%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA004_0000+%5B+4K+%5D%3E.%0ASlave+segment+%27%2FCAPTURE_PIPLINE%2Fmipi_csi2_rx_subsyst_0%2Fcsirxss_s_axi%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA002_0000+%5B+128K+%5D%3E.%0ASlave+segment+%27%2FLIVE_VIDEO_DP%2Fv_frmbuf_rd_0%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA00C_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2FCAPTURE_PIPLINE%2Fv_frmbuf_wr_0%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA000_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2FLIVE_VIDEO_DP%2Fv_osd_0%2Fctrl%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA007_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2FCAPTURE_PIPLINE%2Fv_proc_ss_0%2Fs_axi_ctrl%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA008_0000+%5B+256K+%5D%3E.%0ASlave+segment+%27%2FLIVE_VIDEO_DP%2Fv_tc_0%2Fctrl%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA006_0000+%5B+64K+%5D%3E.%0ASlave+segment+%27%2FLIVE_VIDEO_DP%2Fv_tpg_0%2Fs_axi_CTRL%2FReg%27+is+being+assigned+into+address+space+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2FData%27+at+%3C0xA005_0000+%5B+64K+%5D%3E.%0A%0A*****+General+Configuration+for+Design...%0A%0A*****+Adding+Source+Files+to+Block+Design...%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm00_exit_pipeline%2Fm00_exit%27+is+ignored%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm01_exit_pipeline%2Fm01_exit%27+is+ignored%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm02_exit_pipeline%2Fm02_exit%27+is+ignored%0AINFO%3A+%5BPSU-1%5D++DP_AUDIO+clock+source%3A+RPLL+is+also+being+used+by+other+peripheral+clocks.+Their+outputs+may+get+impacted+if+any+driver+changes+DP_AUDIO+PLL+source+to+support+runtime+audio+change+%0AINFO%3A+%5BPSU-1%5D++DP_AUDIO+clock+source%3A+RPLL+is+also+being+used+by+other+peripheral+clocks.+Their+outputs+may+get+impacted+if+any+driver+changes+DP_AUDIO+PLL+source+to+support+runtime+audio+change+%0AINFO%3A+%5BPSU-1%5D++DP_AUDIO+clock+source%3A+RPLL+is+also+being+used+by+other+peripheral+clocks.+Their+outputs+may+get+impacted+if+any+driver+changes+DP_AUDIO+PLL+source+to+support+runtime+audio+change+%0AINFO%3A+%5Bxilinx.com%3Aip%3Av_axi4s_vid_out%3A4.0-913%5D+%2FLIVE_VIDEO_DP%2Fv_axi4s_vid_out_0+C_S_AXIS_VIDEO_FORMAT+has+been+set+to+manual+on+the+GUI.+It+will+not+be+updated+during+validation+with+a+propagated+value.%0AINFO%3A+%5Bxilinx.com%3Aip%3Av_axi4s_vid_out%3A4.0-913%5D+%2FLIVE_VIDEO_DP%2Fv_axi4s_vid_out_0+C_S_AXIS_VIDEO_FORMAT+has+been+set+to+manual+on+the+GUI.+It+will+not+be+updated+during+validation+with+a+propagated+value.%0AINFO%3A+%5Bxilinx.com%3Aip%3Aclk_wiz%3A6.0-1%5D+%2Fclk_wiz+clk_wiz+propagate%0AINFO%3A+%5Bxilinx.com%3Aip%3Aclk_wiz%3A6.0-1%5D+%2Fclk_wiz+clk_wiz+propagate%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+AWUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fzynq_ultra_ps_e_0%2FS_AXI_HP0_FPD%281%29+and+%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2FM00_AXI%280%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+ARUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fzynq_ultra_ps_e_0%2FS_AXI_HP0_FPD%281%29+and+%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2FM00_AXI%280%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+AWUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_ds%2FS_AXI%280%29+and+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_cc%2FM_AXI%2816%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+ARUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_ds%2FS_AXI%280%29+and+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_cc%2FM_AXI%2816%29%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_rid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_rid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_bid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_bid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_awid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_awid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_arid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_arid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fsynth%2FULTRA96V2.v%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_rid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_rid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_bid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_bid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_awid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_awid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_arid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_arid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fsim%2FULTRA96V2.v%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fhdl%2FULTRA96V2_wrapper.v%0Amake_wrapper%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A26+%3B+elapsed+%3D+00%3A00%3A28+.+Memory+%28MB%29%3A+peak+%3D+3261.922+%3B+gain+%3D+84.152+%3B+free+physical+%3D+2343+%3B+free+virtual+%3D+7008%0A%0A*****+Adding+Vitis+Directves+to+Design...%0Aupdate_compile_order%3A+Time+%28s%29%3A+cpu+%3D+00%3A00%3A04+%3B+elapsed+%3D+00%3A00%3A05+.+Memory+%28MB%29%3A+peak+%3D+3269.949+%3B+gain+%3D+8.027+%3B+free+physical+%3D+2335+%3B+free+virtual+%3D+7009%0AINFO%3A+%5Bfilemgmt+20-334%5D+All+file%28s%29+are+already+imported+in+fileset%3A+%27constrs_1%27%0AINFO%3A+%5Bfilemgmt+20-348%5D+Importing+the+appropriate+files+for+fileset%3A+%27constrs_1%27%0AINFO%3A+%5Bfilemgmt+20-334%5D+All+file%28s%29+are+already+imported+in+fileset%3A+%27sources_1%27%0AINFO%3A+%5Bfilemgmt+20-348%5D+Importing+the+appropriate+files+for+fileset%3A+%27sources_1%27%0A%0A*****+Building+Binary...%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AINFO%3A+%5BIpptcl+7-1463%5D+No+Compatible+Board+Interface+found.+Board+Tab+not+created+in+customize+GUI%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm00_exit_pipeline%2Fm00_exit%27+is+ignored%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm01_exit_pipeline%2Fm01_exit%27+is+ignored%0AWARNING%3A+%5BBD+41-721%5D+Attempt+to+set+value+%270%27+on+disabled+parameter+%27HAS_LOCK%27+of+cell+%27%2Fm02_exit_pipeline%2Fm02_exit%27+is+ignored%0AINFO%3A+%5Bxilinx.com%3Aip%3Av_axi4s_vid_out%3A4.0-913%5D+%2FLIVE_VIDEO_DP%2Fv_axi4s_vid_out_0+C_S_AXIS_VIDEO_FORMAT+has+been+set+to+manual+on+the+GUI.+It+will+not+be+updated+during+validation+with+a+propagated+value.%0AINFO%3A+%5Bxilinx.com%3Aip%3Av_axi4s_vid_out%3A4.0-913%5D+%2FLIVE_VIDEO_DP%2Fv_axi4s_vid_out_0+C_S_AXIS_VIDEO_FORMAT+has+been+set+to+manual+on+the+GUI.+It+will+not+be+updated+during+validation+with+a+propagated+value.%0AINFO%3A+%5Bxilinx.com%3Aip%3Aclk_wiz%3A6.0-1%5D+%2Fclk_wiz+clk_wiz+propagate%0AINFO%3A+%5Bxilinx.com%3Aip%3Aclk_wiz%3A6.0-1%5D+%2Fclk_wiz+clk_wiz+propagate%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+AWUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fzynq_ultra_ps_e_0%2FS_AXI_HP0_FPD%281%29+and+%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2FM00_AXI%280%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+ARUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fzynq_ultra_ps_e_0%2FS_AXI_HP0_FPD%281%29+and+%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2FM00_AXI%280%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+AWUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_ds%2FS_AXI%280%29+and+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_cc%2FM_AXI%2816%29%0AWARNING%3A+%5BBD+41-237%5D+Bus+Interface+property+ARUSER_WIDTH+does+not+match+between+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_ds%2FS_AXI%280%29+and+%2FZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_cc%2FM_AXI%2816%29%0AWrote++%3A+%3C%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2FULTRA96V2.bd%3E+%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_rid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_rid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_bid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_bid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_awid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_awid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_arid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_arid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fsynth%2FULTRA96V2.v%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_rid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_rid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fxbar%2Fm_axi_bid%27%282%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fm00_couplers%2FS_AXI_bid%27%286%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs00_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS00_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_arlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_arlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2Fs03_mmu%2Fs_axi_awlock%27%281%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FS03_AXI_awlock%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_awid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_awid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AWARNING%3A+%5BBD+41-2384%5D+Width+mismatch+when+connecting+pin%3A+%27%2FZYNQ%2Fzynq_ultra_ps_e_0%2Fsaxigp2_arid%27%286%29+to+pin%3A+%27%2FZYNQ%2Faxi_mem_intercon%2FM00_AXI_arid%27%282%29+-+Only+lower+order+bits+will+be+connected.%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fsim%2FULTRA96V2.v%0AVHDL+Output+written+to+%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fhdl%2FULTRA96V2_wrapper.v%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Faxis_subset_converter_1+.%0AExporting+to+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0%2Fbd_0%2Fhw_handoff%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0.hwh%0AGenerated+Block+Design+Tcl+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0%2Fbd_0%2Fhw_handoff%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0_bd.tcl%0AGenerated+Hardware+Definition+File+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0%2Fbd_0%2Fsynth%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0.hwdef%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Fmipi_csi2_rx_subsyst_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Fproc_sys_reset_1+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Fproc_sys_reset_2+.%0AWARNING%3A+%5BIP_Flow+19-1971%5D+File+named+%22sim%2FULTRA96V2_v_frmbuf_wr_0_0.v%22+already+exists+in+file+group+%22xilinx_verilogsimulationwrapper%22%2C+cannot+add+it+again.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Fv_frmbuf_wr_0+.%0AExporting+to+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_1%2Fhw_handoff%2Fbd_793d_smartconnect_0_0.hwh%0AGenerated+Block+Design+Tcl+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_1%2Fhw_handoff%2Fbd_793d_smartconnect_0_0_bd.tcl%0AGenerated+Hardware+Definition+File+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_1%2Fsynth%2Fbd_793d_smartconnect_0_0.hwdef%0AWARNING%3A+%5BIP_Flow+19-1971%5D+File+named+%22sim%2Fbd_793d_vsc_0.v%22+already+exists+in+file+group+%22xilinx_verilogsimulationwrapper%22%2C+cannot+add+it+again.%0AWARNING%3A+%5BIP_Flow+19-1971%5D+File+named+%22sim%2Fbd_793d_hsc_0.v%22+already+exists+in+file+group+%22xilinx_verilogsimulationwrapper%22%2C+cannot+add+it+again.%0AExporting+to+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_0%2Fhw_handoff%2FULTRA96V2_v_proc_ss_0_0.hwh%0AGenerated+Block+Design+Tcl+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_0%2Fhw_handoff%2FULTRA96V2_v_proc_ss_0_0_bd.tcl%0AGenerated+Hardware+Definition+File+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_v_proc_ss_0_0%2Fbd_0%2Fsynth%2FULTRA96V2_v_proc_ss_0_0.hwdef%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+CAPTURE_PIPLINE%2Fv_proc_ss_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Faxi_gpio_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_1+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_2+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_3+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_4+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+GPIO%2Fxlslice_5+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2FSubset_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Falpha_control_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Faxis_subset_converter_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Faxis_subset_converter_2+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fproc_sys_reset_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fproc_sys_reset_2+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fv_axi4s_vid_out_0+.%0AWARNING%3A+%5BIP_Flow+19-1971%5D+File+named+%22sim%2FULTRA96V2_v_frmbuf_rd_0_0.v%22+already+exists+in+file+group+%22xilinx_verilogsimulationwrapper%22%2C+cannot+add+it+again.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fv_frmbuf_rd_0+.%0AWARNING%3A+%5BIP_Flow+19-650%5D+IP+license+key+%27v_osd%402013.03%27+is+enabled+with+a+Design_Linking+license.%0AWARNING%3A+%5BIP_Flow+19-650%5D+IP+license+key+%27v_osd%402013.03%27+is+enabled+with+a+Design_Linking+license.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fv_osd_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fv_tc_0+.%0AWARNING%3A+%5BIP_Flow+19-1971%5D+File+named+%22sim%2FULTRA96V2_v_tpg_0_0.v%22+already+exists+in+file+group+%22xilinx_verilogsimulationwrapper%22%2C+cannot+add+it+again.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fv_tpg_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fxlconstant_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+LIVE_VIDEO_DP%2Fxlconstant_1+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Faxi_mem_intercon%2Fxbar+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fps8_0_axi_periph%2Fxbar+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Frst_clk_wiz_100M+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Frst_ps8_0_100M+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fxlconcat_0+.%0AINFO%3A+%5Bxilinx.com%3Aip%3Azynq_ultra_ps_e%3A3.3-0%5D+ULTRA96V2_zynq_ultra_ps_e_0_0%3A+%0AChanges+in+your+design+%28including+the+PCW+configuration+settings%29+are+not+automatically+exported+from+Vivado+to+Xilinx%27s+SDK%2C+Petalinux+or+Yocto.%0AThis+is+by+design+to+avoid+disrupting+existing+embedded+development+efforts.+To+have+any+changes+of+your+design+taking+effect+in+the+embedded+software+flow+please+export+your%0Adesign+by+going+through+Vivado%27s+main+menu%2C+click+on+File%2C+then+Export+finally+select+Export+Hardware%2C+please+ensure+you+click+on+the+Include+BitStream+option.%0AThe+auto-generated+HDF+file+is+all+you+need+to+import+in+Xilinx%27s+SDK%2C+Petalinux+or+Yocto+for+your+changes+to+be+reflected+in+the+Embedded+Software+Flow.%0AFor+more+information%2C+please+consult+PG201%2C+section%3A+Exporting+PCW+Settings+to+Embedded+Software+Flows%0AINFO%3A+%5BPSU-0%5D+Address+Range+of+DDR+%280x7ff00000+to+0x7fffffff%29+is+reserved+by+PMU+for+internal+purpose.%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27M_AXI_HPM0_FPD%27.+A+default+connection+has+been+created.%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27S_AXI_HP0_FPD%27.+A+default+connection+has+been+created.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fzynq_ultra_ps_e_0+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+clk_wiz+.%0AWARNING%3A+%5BIP_Flow+19-4994%5D+Overwriting+existing+constraint+file+%27%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_auto_us_0%2FULTRA96V2_auto_us_0_ooc.xdc%27%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27S_AXI%27.+A+default+connection+has+been+created.%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27M_AXI%27.+A+default+connection+has+been+created.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Faxi_mem_intercon%2Fs03_couplers%2Fauto_us+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Faxi_mem_intercon%2Fs00_mmu+.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Faxi_mem_intercon%2Fs03_mmu+.%0AWARNING%3A+%5BIP_Flow+19-4994%5D+Overwriting+existing+constraint+file+%27%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_auto_cc_0%2FULTRA96V2_auto_cc_0_ooc.xdc%27%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27S_AXI%27.+A+default+connection+has+been+created.%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27M_AXI%27.+A+default+connection+has+been+created.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_cc+.%0AWARNING%3A+%5BIP_Flow+19-4994%5D+Overwriting+existing+constraint+file+%27%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_auto_ds_0%2FULTRA96V2_auto_ds_0_ooc.xdc%27%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27S_AXI%27.+A+default+connection+has+been+created.%0AWARNING%3A+%5BIP_Flow+19-5611%5D+Unable+to+find+an+associated+reset+port+for+the+interface+%27M_AXI%27.+A+default+connection+has+been+created.%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_ds+.%0AWARNING%3A+%5BIP_Flow+19-4994%5D+Overwriting+existing+constraint+file+%27%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fip%2FULTRA96V2_auto_pc_0%2FULTRA96V2_auto_pc_0_ooc.xdc%27%0AINFO%3A+%5BBD+41-1029%5D+Generation+completed+for+the+IP+Integrator+block+ZYNQ%2Fps8_0_axi_periph%2Fs00_couplers%2Fauto_pc+.%0AExporting+to+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fhw_handoff%2FULTRA96V2.hwh%0AGenerated+Block+Design+Tcl+file+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fhw_handoff%2FULTRA96V2_bd.tcl%0AGenerated+Hardware+Definition+File+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.srcs%2Fsources_1%2Fbd%2FULTRA96V2%2Fsynth%2FULTRA96V2.hwdef%0A%5BWed+Mar+17+00%3A12%3A00+2021%5D+Launched+bd_793d_hsc_0_synth_1%2C+ULTRA96V2_mipi_csi2_rx_subsyst_0_0_synth_1%2C+bd_793d_rst_axis_0_synth_1%2C+ULTRA96V2_axis_subset_converter_1_0_synth_1%2C+bd_793d_input_size_set_0_synth_1%2C+bd_793d_reset_sel_axis_0_synth_1%2C+ULTRA96V2_proc_sys_reset_2_0_synth_1%2C+ULTRA96V2_v_proc_ss_0_0_synth_1%2C+ULTRA96V2_v_frmbuf_wr_0_0_synth_1%2C+bd_793d_smartconnect_0_0_synth_1%2C+bd_1b41_rx_0_synth_1%2C+bd_1b41_r_sync_0_synth_1%2C+bd_793d_axis_register_slice_0_0_synth_1%2C+bd_793d_vsc_0_synth_1%2C+bd_1b41_xbar_0_synth_1%2C+bd_1b41_phy_0_synth_1%2C+bd_793d_axis_fifo_0_synth_1%2C+ULTRA96V2_proc_sys_reset_1_0_synth_1%2C+bd_1b41_vfb_0_0_synth_1%2C+ULTRA96V2_axi_gpio_0_0_synth_1%2C+ULTRA96V2_Subset_0_0_synth_1%2C+ULTRA96V2_alpha_control_0_0_synth_1%2C+ULTRA96V2_axis_subset_converter_0_0_synth_1%2C+ULTRA96V2_axis_subset_converter_2_0_synth_1%2C+ULTRA96V2_proc_sys_reset_0_0_synth_1%2C+ULTRA96V2_proc_sys_reset_2_1_synth_1%2C+ULTRA96V2_v_axi4s_vid_out_0_0_synth_1%2C+ULTRA96V2_v_frmbuf_rd_0_0_synth_1%2C+ULTRA96V2_v_osd_0_0_synth_1%2C+ULTRA96V2_v_tc_0_0_synth_1%2C+ULTRA96V2_v_tpg_0_0_synth_1%2C+ULTRA96V2_clk_wiz_0_synth_1%2C+ULTRA96V2_auto_us_0_synth_1%2C+ULTRA96V2_s00_mmu_0_synth_1%2C+ULTRA96V2_s03_mmu_0_synth_1%2C+ULTRA96V2_auto_cc_0_synth_1%2C+ULTRA96V2_auto_ds_0_synth_1%2C+ULTRA96V2_auto_pc_0_synth_1%2C+ULTRA96V2_xbar_0_synth_1%2C+ULTRA96V2_xbar_1_synth_1%2C+ULTRA96V2_rst_clk_wiz_100M_0_synth_1%2C+ULTRA96V2_rst_ps8_0_100M_0_synth_1%2C+ULTRA96V2_zynq_ultra_ps_e_0_0_synth_1%2C+synth_1...%0ARun+output+will+be+captured+here%3A%0Abd_793d_hsc_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_hsc_0_synth_1%2Frunme.log%0AULTRA96V2_mipi_csi2_rx_subsyst_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_mipi_csi2_rx_subsyst_0_0_synth_1%2Frunme.log%0Abd_793d_rst_axis_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_rst_axis_0_synth_1%2Frunme.log%0AULTRA96V2_axis_subset_converter_1_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_axis_subset_converter_1_0_synth_1%2Frunme.log%0Abd_793d_input_size_set_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_input_size_set_0_synth_1%2Frunme.log%0Abd_793d_reset_sel_axis_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_reset_sel_axis_0_synth_1%2Frunme.log%0AULTRA96V2_proc_sys_reset_2_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_proc_sys_reset_2_0_synth_1%2Frunme.log%0AULTRA96V2_v_proc_ss_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_proc_ss_0_0_synth_1%2Frunme.log%0AULTRA96V2_v_frmbuf_wr_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_frmbuf_wr_0_0_synth_1%2Frunme.log%0Abd_793d_smartconnect_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_smartconnect_0_0_synth_1%2Frunme.log%0Abd_1b41_rx_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_1b41_rx_0_synth_1%2Frunme.log%0Abd_1b41_r_sync_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_1b41_r_sync_0_synth_1%2Frunme.log%0Abd_793d_axis_register_slice_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_axis_register_slice_0_0_synth_1%2Frunme.log%0Abd_793d_vsc_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_vsc_0_synth_1%2Frunme.log%0Abd_1b41_xbar_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_1b41_xbar_0_synth_1%2Frunme.log%0Abd_1b41_phy_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_1b41_phy_0_synth_1%2Frunme.log%0Abd_793d_axis_fifo_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_793d_axis_fifo_0_synth_1%2Frunme.log%0AULTRA96V2_proc_sys_reset_1_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_proc_sys_reset_1_0_synth_1%2Frunme.log%0Abd_1b41_vfb_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fbd_1b41_vfb_0_0_synth_1%2Frunme.log%0AULTRA96V2_axi_gpio_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_axi_gpio_0_0_synth_1%2Frunme.log%0AULTRA96V2_Subset_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_Subset_0_0_synth_1%2Frunme.log%0AULTRA96V2_alpha_control_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_alpha_control_0_0_synth_1%2Frunme.log%0AULTRA96V2_axis_subset_converter_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_axis_subset_converter_0_0_synth_1%2Frunme.log%0AULTRA96V2_axis_subset_converter_2_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_axis_subset_converter_2_0_synth_1%2Frunme.log%0AULTRA96V2_proc_sys_reset_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_proc_sys_reset_0_0_synth_1%2Frunme.log%0AULTRA96V2_proc_sys_reset_2_1_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_proc_sys_reset_2_1_synth_1%2Frunme.log%0AULTRA96V2_v_axi4s_vid_out_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_axi4s_vid_out_0_0_synth_1%2Frunme.log%0AULTRA96V2_v_frmbuf_rd_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_frmbuf_rd_0_0_synth_1%2Frunme.log%0AULTRA96V2_v_osd_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_osd_0_0_synth_1%2Frunme.log%0AULTRA96V2_v_tc_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_tc_0_0_synth_1%2Frunme.log%0AULTRA96V2_v_tpg_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_v_tpg_0_0_synth_1%2Frunme.log%0AULTRA96V2_clk_wiz_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_clk_wiz_0_synth_1%2Frunme.log%0AULTRA96V2_auto_us_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_auto_us_0_synth_1%2Frunme.log%0AULTRA96V2_s00_mmu_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_s00_mmu_0_synth_1%2Frunme.log%0AULTRA96V2_s03_mmu_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_s03_mmu_0_synth_1%2Frunme.log%0AULTRA96V2_auto_cc_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_auto_cc_0_synth_1%2Frunme.log%0AULTRA96V2_auto_ds_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_auto_ds_0_synth_1%2Frunme.log%0AULTRA96V2_auto_pc_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_auto_pc_0_synth_1%2Frunme.log%0AULTRA96V2_xbar_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_xbar_0_synth_1%2Frunme.log%0AULTRA96V2_xbar_1_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_xbar_1_synth_1%2Frunme.log%0AULTRA96V2_rst_clk_wiz_100M_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_rst_clk_wiz_100M_0_synth_1%2Frunme.log%0AULTRA96V2_rst_ps8_0_100M_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_rst_ps8_0_100M_0_synth_1%2Frunme.log%0AULTRA96V2_zynq_ultra_ps_e_0_0_synth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2FULTRA96V2_zynq_ultra_ps_e_0_0_synth_1%2Frunme.log%0Asynth_1%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fsynth_1%2Frunme.log%0A%5BWed+Mar+17+00%3A12%3A01+2021%5D+Launched+impl_1...%0ARun+output+will+be+captured+here%3A+%2Fhome%2Fvitis20201%2Fdevelop%2Fgit%2Favnet%2Fhdl%2FProjects%2Fultra96v2_dualcam%2FULTRA96V2_2020_1%2FULTRA96V2.runs%2Fimpl_1%2Frunme.log%0Alaunch_runs%3A+Time+%28s%29%3A+cpu+%3D+00%3A01%3A41+%3B+elapsed+%3D+00%3A01%3A55+.+Memory+%28MB%29%3A+peak+%3D+3842.887+%3B+gain+%3D+572.938+%3B+free+physical+%3D+2188+%3B+free+virtual+%3D+6962%0A%0A*****+...%0A%5BWed+Mar+17+00%3A12%3A01+2021%5D+Waiting+for+impl_1+to+finish...%0A%2Ftools%2FXilinx%2FVivado%2F2020.1%2Fbin%2Floader%3A+line+286%3A++2934+Killed++++++++++++++++++%22%24RDI_PROG%22+%22%24%40%22%0Avitis20201%40vitis20201-VirtualBox%3A%7E%2Fdevelop%2Fgit%2Favnet%2Fpetalinux%24+]

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

jomoenginer — Wed, 17 Mar 2021 15:53:57 GMT

Note, the link to the Getting Started Guide results in a "Page not Found" error.

https://www.element14.com/community/docs/DOC-93372/l/ultra96-v2-gsg-v11?ICID=ultra96v2-datasheet-widget

Not Found

[embed:dc8ab71f-3b98-42d9-b0f6-e21e02a0f8e2:3ef06e6b-9b7d-4651-b12d-db8be7f5e991:type=text&text=Sorry%2C+for+some+reason+the+link+isn%27t+valid+or+the+content+has+been+deleted.+We%27ve+logged+this+problem+and+will+aim+to+get+it+fixed.+%0A%0A++We%27ve+performed+a+quick+search+using+terms+from+the+URL%3B+hopefully+you%27ll+find+what+you+we+looking+for+in+these+results.]

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

jomoenginer — Wed, 17 Mar 2021 07:11:19 GMT

Just a note on the steps shown, under the comment to run the build script, consider where the previous steps left the prompt, the following command:

[embed:dc8ab71f-3b98-42d9-b0f6-e21e02a0f8e2:3ef06e6b-9b7d-4651-b12d-db8be7f5e991:type=text&text=%24+cd+petalinux]

Should be:

[embed:dc8ab71f-3b98-42d9-b0f6-e21e02a0f8e2:3ef06e6b-9b7d-4651-b12d-db8be7f5e991:type=text&text=%24+cd+..%2Fpetalinux]

Otherwise it cannot find the build script since it is looking under the 'hdl' folder.

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

ctammann — Tue, 16 Mar 2021 14:36:24 GMT

Thanks Jon! Hung - glad you got it worked out

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

kiddee — Thu, 11 Mar 2021 08:04:23 GMT

Chris,

I got this error during the build process, anyway to workaround this?

[View:/resized-image/__size/620x71/__key/commentfiles/f7d226abd59f475c9d224a79e3f0ec07-1d39d48a-027a-4594-93bb-a405cc0485ab/3247.contentimage_5F00_207495.png:620:71]

Hung

RE: Ultra96-V2 Dual Camera Mezzanine Petalinux Build Instructions

jomoenginer — Wed, 03 Mar 2021 07:51:43 GMT

Hey Chris,

Thanks for posting this, This will be helpful with the RoadTest I am working on.

Just a note, your link to the following does not seem to work:

"Ultra96-V2 ON Semiconductor Dual Camera Mezzanine hardware build instructions"