This file contains Verilog source code, user constraint files, and bitstreams for John Beetem's LOGI 'blogs.
This design is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License. To view a copy of this license, visit
…Abstract: This ’blog describes using a ValentF(x) LOGI-EDU board to make a 4-digit BCD (binary-coded decimal) counter using LOGI-EDU’s 4-digit seven-segment LED module. I used both LOGI-Pi and LOGI-Bone FPGA boards to implement the BCD counter logic.
…