This file contains Verilog source code, user constraint files, and bitstreams for John Beetem's LOGI 'blogs.
This design is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License. To view a copy of this license, visit
…Abstract: This ’blog describes my first experiments using a ValentF(x) LOGI-Pi FPGA board. After a short overview of LOGI-Pi and its Xilinx Spartan-6 FPGA, we show how to download two examples. The first is a pre-tested LED demo from ValentF(x) and the…