<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.element14.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/"><channel><title>FPGA Technology Quiz Resource Guide</title><link>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide</link><description>Quiz</description><dc:language>en-US</dc:language><generator>Telligent Community 12</generator><item><title>FPGA Technology Quiz Resource Guide</title><link>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide</link><pubDate>Tue, 04 Jun 2024 21:17:19 GMT</pubDate><guid isPermaLink="false">93d5dcb4-84c2-446f-b2cb-99731719e767:da7b8c3a-4825-45ce-a6e8-1521d972fd0f</guid><dc:creator>pchan</dc:creator><comments>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide#comments</comments><description>Current Revision posted to Quiz by pchan on 6/4/2024 9:17:19 PM&lt;br /&gt;
&lt;div class="xs-border-bottom xs-pb2"&gt;
&lt;div style="float:left;padding:6px 15px 6px 6px;vertical-align:top;"&gt;&lt;a href="/technologies/fpga-group/" data-e14adj="t"&gt;&lt;img alt="profile image" src="/e14/assets/legacy/2021/SummerFPGAtechQuiz_profile.png" width="100px" /&gt;&lt;/a&gt;&lt;/div&gt;
&lt;h5&gt;&lt;span style="display:inline-block;padding-right:15px;"&gt;sponsored by&lt;/span&gt; &lt;a href="https://www.xilinx.com/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;&lt;img loading="lazy" alt="image" style="display:inline-block;margin:4px 0px;vertical-align:top;"  src="/e14/assets/main/mfg-group-assets/xilinxLogo.png" width="90px" /&gt;&lt;/a&gt;&lt;/h5&gt;
&lt;p style="margin:0;"&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;strong&gt;Quiz Resource&lt;/strong&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5342/the-summer-of-fpgas----xilinx" data-e14adj="t"&gt;Summer of FPGA: Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/manufacturers/xilinx/" data-e14adj="t"&gt;Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5341/the-summer-of-fpgas---agenda" data-e14adj="t"&gt;Summer of FPGA: Main Agenda&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/internet-of-things/" data-e14adj="t"&gt;IoT&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/devtools/avnetboardscommunity/" data-e14adj="t"&gt;ZedBoard&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/fpga-group/" data-e14adj="t"&gt;FPGA &lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a href="/technologies/fpga-group/w/documents/23149/fpga-technology-quiz" data-e14adj="t"&gt;Return to Quiz &lt;img loading="lazy" alt="image" style="vertical-align:middle;"  src="/e14/assets/legacy/gen/LinkArrow.gif" /&gt;&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;
&lt;div style="clear:both;"&gt;&lt;/div&gt;
&lt;/div&gt;
&lt;p style="margin:0;padding:0px;padding-top:10px;"&gt;&amp;nbsp;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 1:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA: Everything You Need To Know Before Getting Started" href="https://numato.com/blog/fpga-faq/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA: Everything You Need To Know Before Getting Started&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 2:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.eetimes.com/the-fpga-fountain-of-youth-field-logic-updates/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The FPGA &amp;ldquo;Fountain of Youth&amp;rdquo; (field logic updates)&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 3:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Kria K26 SOM: The Ideal Platform for Vision AI at the Edge" href="https://www.xilinx.com/support/documentation/white_papers/wp529-som-benchmarks.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Kria K26 SOM: The Ideal Platform for Vision AI at the Edge&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 4:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)" href="https://www.nandland.com/articles/boolean-algebra-using-look-up-tables-lut.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 5:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="SoCs with Hardware and Software Programmability" href="https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html?_ga=2.119990348.554811843.1624156656-755288951.1624156656#productAdvantages" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;SoCs with Hardware and Software Programmability&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 6:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Accelerate Your AI-Enabled Edge Solution with Adaptive Computing" href="https://www.xilinx.com/publications/ebooks/introducing-adaptive-system-on-modules.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Accelerate Your AI-Enabled Edge Solution with Adaptive Computing&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 7:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Vitis Unified Software Platform" href="https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Vitis Unified Software Platform&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 8:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="VHDL vs. Verilog" href="https://www.nandland.com/articles/vhdl-or-verilog-for-fpga-asic.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;VHDL vs. Verilog&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 9:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 10:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 11:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 12:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="What Is an FPGA? A Basic Definition" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 13:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="What Is an FPGA? A Basic Definition" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 14:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Cost-Optimized Product Selection Guide" href="https://www.xilinx.com/support/documentation/selection-guides/cost-optimized-product-selection-guide.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Cost-Optimized Product Selection Guide&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 15:&lt;/strong&gt;&amp;nbsp; &lt;a class="jive-link-external-small" title="Embedded Processors on FPGA: Soft vs Hard" href="http://people.cst.cmich.edu/yelam1k/asee/proceedings/2019/1/6.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Embedded Processors on FPGA: Soft vs Hard&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 16:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="The Microarchitecture of FPGA-Based Soft Processors" href="https://www.eecg.utoronto.ca/~yiannac/docs/cases05.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The Microarchitecture of FPGA-Based Soft Processors&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 17:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGAs could replace GPUs in many deep learning applications" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 18:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers" href="https://www.xilinx.com/support/documentation/white_papers/wp419-7Series-XCVR-Equalization.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 19:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGAs could replace GPUs in many deep learning applications" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 20:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="7 Series Product Selection Guide" href="https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;7 Series Product Selection Guide&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 21:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="7 Series FPGAs Data Sheet: Overview" href="https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;7 Series FPGAs Data Sheet: Overview&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 22:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs" href="https://www.xilinx.com/support/documentation/white_papers/wp501-microblaze.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 23:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Spartan-7 Product Brief" href="https://www.xilinx.com/support/documentation/product-briefs/spartan-7-product-brief.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Spartan-7 Product Brief&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 24:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Lowering Power at 28 nm with Xilinx 7 Series Devices" href="https://www.xilinx.com/support/documentation/white_papers/wp389_Lowering_Power_at_28nm.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Lowering Power at 28 nm with Xilinx 7 Series Devices&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 25:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="UltraZed-EV" href="https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/ultrazed/ultrazed-ev/ultrazed-ev-board-family" target="_blank" data-e14adj="t"&gt;UltraZed-EV&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;

&lt;div style="font-size: 90%;"&gt;Tags: fpga_technology, xilinx, summer_of_fpga, resource_guide&lt;/div&gt;
</description></item><item><title>FPGA Technology Quiz Resource Guide</title><link>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide/revision/2</link><pubDate>Fri, 18 Feb 2022 20:20:24 GMT</pubDate><guid isPermaLink="false">93d5dcb4-84c2-446f-b2cb-99731719e767:da7b8c3a-4825-45ce-a6e8-1521d972fd0f</guid><dc:creator>pchan</dc:creator><comments>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide#comments</comments><description>Revision 2 posted to Quiz by pchan on 2/18/2022 8:20:24 PM&lt;br /&gt;
&lt;div style="border:1px solid #c6c6c6;padding:8px 8px 6px;"&gt;
&lt;div style="float:left;padding:6px 15px 6px 6px;vertical-align:top;"&gt;&lt;a href="/technologies/fpga-group/" data-e14adj="t"&gt;&lt;img alt="profile image" src="/e14/assets/legacy/2021/SummerFPGAtechQuiz_profile.png" width="80px" /&gt;&lt;/a&gt;&lt;/div&gt;
&lt;p style="color:#007fac;font-size:18px;font-weight:bold;margin:0;"&gt;FPGA Technology Quiz&lt;/p&gt;
&lt;p style="font-size:11px;font-style:italic;margin:0;"&gt;&lt;span style="display:inline-block;padding-right:15px;"&gt;sponsored by&lt;/span&gt; &lt;a href="https://www.xilinx.com/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;&lt;img loading="lazy" alt="image" style="display:inline-block;margin:4px 0px;vertical-align:top;"  src="/e14/assets/main/mfg-group-assets/xilinxLogo.png" width="80px" /&gt;&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;strong&gt;Quiz Resource&lt;/strong&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5342/the-summer-of-fpgas----xilinx" data-e14adj="t"&gt;Summer of FPGA: Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/manufacturers/xilinx/" data-e14adj="t"&gt;Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5341/the-summer-of-fpgas---agenda" data-e14adj="t"&gt;Summer of FPGA: Main Agenda&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/internet-of-things/" data-e14adj="t"&gt;IoT&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/devtools/avnetboardscommunity/" data-e14adj="t"&gt;ZedBoard&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/fpga-group/" data-e14adj="t"&gt;FPGA &lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a href="/technologies/fpga-group/w/documents/23149/fpga-technology-quiz" data-e14adj="t"&gt;Return to Quiz &lt;img loading="lazy" alt="image" style="vertical-align:middle;"  src="/e14/assets/legacy/gen/LinkArrow.gif" /&gt;&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;
&lt;div style="clear:both;"&gt;&lt;/div&gt;
&lt;/div&gt;
&lt;p style="margin:0;padding:0px;padding-top:10px;"&gt;&amp;nbsp;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 1:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA: Everything You Need To Know Before Getting Started" href="https://numato.com/blog/fpga-faq/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA: Everything You Need To Know Before Getting Started&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 2:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.eetimes.com/the-fpga-fountain-of-youth-field-logic-updates/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The FPGA &amp;ldquo;Fountain of Youth&amp;rdquo; (field logic updates)&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 3:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Kria K26 SOM: The Ideal Platform for Vision AI at the Edge" href="https://www.xilinx.com/support/documentation/white_papers/wp529-som-benchmarks.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Kria K26 SOM: The Ideal Platform for Vision AI at the Edge&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 4:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)" href="https://www.nandland.com/articles/boolean-algebra-using-look-up-tables-lut.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 5:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="SoCs with Hardware and Software Programmability" href="https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html?_ga=2.119990348.554811843.1624156656-755288951.1624156656#productAdvantages" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;SoCs with Hardware and Software Programmability&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 6:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Accelerate Your AI-Enabled Edge Solution with Adaptive Computing" href="https://www.xilinx.com/publications/ebooks/introducing-adaptive-system-on-modules.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Accelerate Your AI-Enabled Edge Solution with Adaptive Computing&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 7:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Vitis Unified Software Platform" href="https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Vitis Unified Software Platform&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 8:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="VHDL vs. Verilog" href="https://www.nandland.com/articles/vhdl-or-verilog-for-fpga-asic.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;VHDL vs. Verilog&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 9:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 10:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 11:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGA Fundamentals" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 12:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="What Is an FPGA? A Basic Definition" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 13:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="What Is an FPGA? A Basic Definition" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 14:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Cost-Optimized Product Selection Guide" href="https://www.xilinx.com/support/documentation/selection-guides/cost-optimized-product-selection-guide.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Cost-Optimized Product Selection Guide&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 15:&lt;/strong&gt;&amp;nbsp; &lt;a class="jive-link-external-small" title="Embedded Processors on FPGA: Soft vs Hard" href="http://people.cst.cmich.edu/yelam1k/asee/proceedings/2019/1/6.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Embedded Processors on FPGA: Soft vs Hard&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 16:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="The Microarchitecture of FPGA-Based Soft Processors" href="https://www.eecg.utoronto.ca/~yiannac/docs/cases05.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The Microarchitecture of FPGA-Based Soft Processors&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 17:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGAs could replace GPUs in many deep learning applications" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 18:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers" href="https://www.xilinx.com/support/documentation/white_papers/wp419-7Series-XCVR-Equalization.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 19:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="FPGAs could replace GPUs in many deep learning applications" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 20:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="7 Series Product Selection Guide" href="https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;7 Series Product Selection Guide&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 21:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="7 Series FPGAs Data Sheet: Overview" href="https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;7 Series FPGAs Data Sheet: Overview&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 22:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs" href="https://www.xilinx.com/support/documentation/white_papers/wp501-microblaze.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 23:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Spartan-7 Product Brief" href="https://www.xilinx.com/support/documentation/product-briefs/spartan-7-product-brief.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Spartan-7 Product Brief&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 24:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="Lowering Power at 28 nm with Xilinx 7 Series Devices" href="https://www.xilinx.com/support/documentation/white_papers/wp389_Lowering_Power_at_28nm.pdf" rel="noopener noreferrer nofollow" target="_blank" data-e14adj="t"&gt;Lowering Power at 28 nm with Xilinx 7 Series Devices&lt;/a&gt;&lt;/p&gt;
&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 25:&lt;/strong&gt; &lt;a class="jive-link-external-small" title="UltraZed-EV" href="https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/ultrazed/ultrazed-ev/ultrazed-ev-board-family" target="_blank" data-e14adj="t"&gt;UltraZed-EV&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;

&lt;div style="font-size: 90%;"&gt;Tags: fpga_technology, xilinx, summer_of_fpga, resource_guide&lt;/div&gt;
</description></item><item><title>FPGA Technology Quiz Resource Guide</title><link>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide/revision/1</link><pubDate>Tue, 09 Nov 2021 01:54:23 GMT</pubDate><guid isPermaLink="false">93d5dcb4-84c2-446f-b2cb-99731719e767:da7b8c3a-4825-45ce-a6e8-1521d972fd0f</guid><dc:creator>pchan</dc:creator><comments>https://community.element14.com/technologies/fpga-group/w/quiz/23181/fpga-technology-quiz-resource-guide#comments</comments><description>Revision 1 posted to Quiz by pchan on 11/9/2021 1:54:23 AM&lt;br /&gt;
&lt;div style="padding:8px 8px 6px;border:1px solid #c6c6c6;"&gt;&lt;div style="float:left;vertical-align:top;padding:6px 15px 6px 6px;"&gt;&lt;a href="/technologies/fpga-group/"&gt;&lt;img alt="profile image" src="/e14/assets/legacy/2021/SummerFPGAtechQuiz_profile.png" width="80px" /&gt;&lt;/a&gt;&lt;/div&gt;&lt;p style="margin:0;font-weight:bold;font-size:18px;color:#007fac;"&gt;FPGA Technology Quiz&lt;/p&gt;&lt;p style="margin:0;font-style:italic;font-size:11px;"&gt;&lt;span style="display:inline-block;padding-right:15px;"&gt;sponsored by&lt;/span&gt; &lt;a href="https://www.xilinx.com/" rel="nofollow ugc noopener" target="_blank"&gt;&lt;img loading="lazy" alt="image" src="/e14/assets/legacy/logos/xilinxLogo.png" style="display:inline-block;vertical-align:top;margin:4px 0px;" width="100px"  /&gt;&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;strong&gt;Quiz Resource&lt;/strong&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5342/the-summer-of-fpgas----xilinx"&gt;Summer of FPGA: Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/manufacturers/xilinx/"&gt;Xilinx&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jive-link-wiki-small" href="/technologies/fpga-group/w/documents/5341/the-summer-of-fpgas---agenda"&gt;Summer of FPGA: Main Agenda&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/internet-of-things/"&gt;IoT&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt; &lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-community-small" href="/products/devtools/avnetboardscommunity/"&gt;ZedBoard&lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a class="jivecontainerTT-hover-container jive-link-socialgroup-small" href="/technologies/fpga-group/"&gt;FPGA &lt;/a&gt;&lt;/span&gt;&lt;span style="font-size:14px;font-style:normal;"&gt; | &lt;/span&gt;&lt;span style="padding:0px 5px 2px;"&gt;&lt;a href="/technologies/fpga-group/w/documents/23149/fpga-technology-quiz"&gt;Return to Quiz &lt;img loading="lazy" alt="image" src="/e14/assets/legacy/gen/LinkArrow.gif" style="vertical-align:middle;"  /&gt;&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt; &lt;/div&gt;&lt;/div&gt;&lt;p style="margin:0;padding:0px;padding-top:10px;"&gt;&amp;nbsp;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 1:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://numato.com/blog/fpga-faq/" rel="nofollow ugc noopener" target="_blank" title="FPGA: Everything You Need To Know Before Getting Started"&gt;FPGA: Everything You Need To Know Before Getting Started&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 2:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.eetimes.com/the-fpga-fountain-of-youth-field-logic-updates/" rel="nofollow ugc noopener" target="_blank"&gt;The FPGA “Fountain of Youth” (field logic updates)&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 3:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/white_papers/wp529-som-benchmarks.pdf" rel="nofollow ugc noopener" target="_blank" title="Kria K26 SOM: The Ideal Platform for Vision AI at the Edge"&gt;Kria K26 SOM: The Ideal Platform for Vision AI at the Edge&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 4:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.nandland.com/articles/boolean-algebra-using-look-up-tables-lut.html" rel="nofollow ugc noopener" target="_blank" title="Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)"&gt;Tutorial - Performing Boolean Algebra inside an FPGA using Look-Up Tables (LUTs)&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 5:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html?_ga=2.119990348.554811843.1624156656-755288951.1624156656#productAdvantages" rel="nofollow ugc noopener" target="_blank" title="SoCs with Hardware and Software Programmability"&gt;SoCs with Hardware and Software Programmability&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 6:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/publications/ebooks/introducing-adaptive-system-on-modules.pdf" rel="nofollow ugc noopener" target="_blank" title="Accelerate Your AI-Enabled Edge Solution with Adaptive Computing"&gt;Accelerate Your AI-Enabled Edge Solution with Adaptive Computing&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 7:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html" rel="nofollow ugc noopener" target="_blank" title="Vitis Unified Software Platform"&gt;Vitis Unified Software Platform&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 8:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.nandland.com/articles/vhdl-or-verilog-for-fpga-asic.html" rel="nofollow ugc noopener" target="_blank" title="VHDL vs. Verilog"&gt;VHDL vs. Verilog&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 9:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="nofollow ugc noopener" target="_blank" title="FPGA Fundamentals"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 10:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="nofollow ugc noopener" target="_blank" title="FPGA Fundamentals"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 11:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.ni.com/en-au/innovations/white-papers/08/fpga-fundamentals.html" rel="nofollow ugc noopener" target="_blank" title="FPGA Fundamentals"&gt;FPGA Fundamentals&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 12:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="nofollow ugc noopener" target="_blank" title="What Is an FPGA? A Basic Definition"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 13:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.tomshardware.com/reviews/fpga-definition-explained-vs-asic,6068.html" rel="nofollow ugc noopener" target="_blank" title="What Is an FPGA? A Basic Definition"&gt;What Is an FPGA? A Basic Definition&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 14:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/selection-guides/cost-optimized-product-selection-guide.pdf" rel="nofollow ugc noopener" target="_blank" title="Cost-Optimized Product Selection Guide"&gt;Cost-Optimized Product Selection Guide&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 15:&lt;/strong&gt;&amp;nbsp; &lt;a class="jive-link-external-small" href="http://people.cst.cmich.edu/yelam1k/asee/proceedings/2019/1/6.pdf" rel="nofollow ugc noopener" target="_blank" title="Embedded Processors on FPGA: Soft vs Hard"&gt;Embedded Processors on FPGA: Soft vs Hard&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 16:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.eecg.utoronto.ca/~yiannac/docs/cases05.pdf" rel="nofollow ugc noopener" target="_blank" title="The Microarchitecture of FPGA-Based Soft Processors"&gt;The Microarchitecture of FPGA-Based Soft Processors&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 17:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="nofollow ugc noopener" target="_blank" title="FPGAs could replace GPUs in many deep learning applications"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 18:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/white_papers/wp419-7Series-XCVR-Equalization.pdf" rel="nofollow ugc noopener" target="_blank" title="Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers"&gt;Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 19:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/" rel="nofollow ugc noopener" target="_blank" title="FPGAs could replace GPUs in many deep learning applications"&gt;FPGAs could replace GPUs in many deep learning applications&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 20:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf" rel="nofollow ugc noopener" target="_blank" title="7 Series Product Selection Guide"&gt;7 Series Product Selection Guide&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 21:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf" rel="nofollow ugc noopener" target="_blank" title="7 Series FPGAs Data Sheet: Overview"&gt;7 Series FPGAs Data Sheet: Overview&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 22:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/white_papers/wp501-microblaze.pdf" rel="nofollow ugc noopener" target="_blank" title="The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs"&gt;The MicroBlaze Soft Processor: Flexibility and Performance for Cost-Sensitive Embedded Designs&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 23:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/product-briefs/spartan-7-product-brief.pdf" rel="nofollow ugc noopener" target="_blank" title="Spartan-7 Product Brief"&gt;Spartan-7 Product Brief&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 24:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.xilinx.com/support/documentation/white_papers/wp389_Lowering_Power_at_28nm.pdf" rel="nofollow ugc noopener" target="_blank" title="Lowering Power at 28 nm with Xilinx 7 Series Devices"&gt;Lowering Power at 28 nm with Xilinx 7 Series Devices&lt;/a&gt;&lt;/p&gt;&lt;p style="margin:0;"&gt;&lt;strong&gt;Question 25:&lt;/strong&gt; &lt;a class="jive-link-external-small" href="https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/ultrazed/ultrazed-ev/ultrazed-ev-board-family" target="_blank" title="UltraZed-EV"&gt;UltraZed-EV&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;

&lt;div style="font-size: 90%;"&gt;Tags: fpga_technology, xilinx, summer_of_fpga, resource_guide&lt;/div&gt;
</description></item></channel></rss>