I created a User's reference manual for my design of a programmable logic analysis and stimulus engine "PLASE". I would like to make this document available for review. It is a reasonable functional description of my design and I would like to have some feedback on interest in me uploading the FPGA Verilog design at some point. I am happy to answer any questions that might arise.