How do I rebuild the reference design HDL project?

The HDL, no-OS and Linux sources are hosted on GitHub.

For HDL, we highly recommend cloning from the latest official tag (released twice per year), not the development branch. https://github.com/analogdevicesinc/hdl/releases

For example, choose branch hdl_2015_r2 to get the second release of 2015. Note the Xilinx VIvado tool version supported.

Fullscreen contentimage_75375.html Download

<html><head><title>Jive SBS</title></head>
<body><font face="arial,helvetica,sans-serif">
<b>Error</b><br><font size="-1">
An general error occurred while processing your request.
</font></font></body></html>

The TCL scripts to build the Vivado project for a particular carrier are in /projects/pzsdr/<carrier name>

The ADI Reference Designs HDL User Guide explains how to rebuild the FPGA project.

NOTE: The reference design is based on the HDL code maintained by Analog Devices. To manage dependencies in the build process for Vivado projects, Analog Devices provides Linux-based makefiles. We recommend that Windows users build Vivado projects using ‘make’ under CYGWIN. Instructions to install a minimal version of CYGWIN that will provide a Linux-like environment under Windows are available here.

Once you have CYGWIN installed, you can simply navigate to the root directory of the repository.

For example, go to ./hdl-hdl_2015_r2

Then type: make pzsdr.ccbrk

This will build the Vivado project for the PicoZed SDR Breakout Carrier

/Matt