I have two questions regarding cache:
1. Should I invalidate the cache for the source/ destination memory on DDR for a DMA execution or the cache management unit does it?
2. If I disable the cache, can I use the L2 cache memory(512KB) as an on chip memory(Similar to SRAM)?