Actions
Forum Thread Details
  • State Not Answered
  • Replies 1 reply
  • Subscribers 328 subscribers
  • Views 134 views
  • Users 0 members are here
Related

Xillinux 1.0 Error at the beginning

Former Member

Hello everybody ,

I'm starting to use the zedboard and I want to install Xillinux 1.0 on it.But I got some errors at the beginning of the installation.

In fact i'm going on
http://xillybus.com/xillinux/
and I download the boot image creation kit and the SD card image
Well no problem for that.^^
I follow this to install Xillinux:
http://xillybus.com/downloads/doc/xillybus_getting_started_zynq.pdf

But when I try to Generate the Netlist (point 3.3 in xillybus_getting_started_zynq.pdf ) I got several errors that i didn't understand

ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_I, CONNECTOR:
   processing_system7_0_GPIO_I - 56 bit-width connector assigned to 64 bit-width
   port -
   C:Usersarnaudxillinux-eval-zedboard-1.0xillinux-eval-zedboard-1.0system
   system.mhs line 104
ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_O, CONNECTOR:
   processing_system7_0_GPIO_O - 56 bit-width connector assigned to 64 bit-width
   port -
   C:Usersarnaudxillinux-eval-zedboard-1.0xillinux-eval-zedboard-1.0system
   system.mhs line 104
ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_T, CONNECTOR:
   processing_system7_0_GPIO_T - 56 bit-width connector assigned to 64 bit-width
   port -
   C:Usersarnaudxillinux-eval-zedboard-1.0xillinux-eval-zedboard-1.0system
   system.mhs line 104
ERROR:EDK:440 - platgen failed with errors!


I'm on Windows 7 64bits and I use xillinx design suite 14.3

Thanks for help

  • 0

    Turns out it was an 'error in front of keyboard'. The manual says:
    "ISE Version 14.3 note:
    In XPSu2019 main window (the large one to the top right), choose the u201CZynqu201D tab
    for the graphical representation of the processing system. Click on the I/O
    Peripherals block to the left to open the Zynq PS MIO ConuFB01gurations window.
    Expand the GPIO Peripheral entry (click on the lowest u201C+u201D symbol to the left).
    Click the check box next to u201CEMIO GPIO (Width)u201D and set the width to 56."

    Which solved my problem.