I wrote a blog that explains the settings in the v1.2 board definition file for Ultra96's LPDDR4. Read it here:
https://www.element14.com/community/groups/fpga-group/blog/2018/07/31/lpddr4-timing-parameters-for-zynq-ultrascale-mpsoc-in-vivado
Bryan
