element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
    About the element14 Community
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      •  Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      •  Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Avnet Boards Forums
  • Products
  • Dev Tools
  • Avnet & Tria Boards Community
  • Avnet Boards Forums
  • More
  • Cancel
Avnet Boards Forums
Ultrazed Hardware Design DisplayPort on PCIe carrier card?
  • Forum
  • Documents
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Avnet Boards Forums to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Verified Answer
  • Replies 3 replies
  • Subscribers 354 subscribers
  • Views 440 views
  • Users 0 members are here
Related

DisplayPort on PCIe carrier card?

Former Member
Former Member over 8 years ago

We've got DP working on our IO carrier card, and would like to get it running on the PCIe card (since we really need the FMC for some peripherals).

If we just boot the PCIeCC with the IOCC reference design, it comes up and can read the EDID of the monitor.  X starts without problems and the tricube demo happily runs.  However, the display doesn't actually work, since one of the GTX lines is going to the USB3 port, and only one remains for DisplayPort.  I can change the hardware design to use only one GTX for DP... but are there software/driver changes I need to make as well?  I'm happy to share my results if anyone can point me in the right direction.

Thanks!

  • Sign in to reply
  • Cancel
  • zedhed
    0 zedhed over 8 years ago

    Hi steven.bell,

    The best answer that I can offer is that you should start by editing your hardware design in Vivado and change the USB3/DisplayPort settings as needed in the MPSoC IP Configuration screen and then build/export to PetaLinux.  The changes will get picked up automatically when you import the new hardware platform. 

    Also, keep in mind that only one GTR lane goes to DiplayPort on the PCIe Carrier (the other goes to the PCIe edge connector) so the supported resolution is lower.

    Best Regards,

    -Kevin


    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 8 years ago

    A quick diff of the preset files shows that the only difference (in terms of PS8 configuration) between the boards is the GTR allocation and GTR clocks.  I made these changes and rebuilt the design.   I also removed the latter of the two phys in the device tree configuration block for the DP (so I have "phys = <&lane3 PHY_TYPE_DP 0 3 27000000>") .  After rebuilding everything and booting it up, the device tree appears to have been updated (I can probe it via /proc/device-tree), but I still don't get anything on my monitor, and the USB still doesn't work.

    How much lower is the supported resolution with only one lane?  I was hoping one lane would still be enough for 1080p... but when I try to view the supported modes, it only goes up to 1024x768:

    root@uz3eg-iocc-dp-2017-2:/sys/class/drm/card0/card0-DP-1# cat modes
    1024x768
    800x600
    640x480
    720x400
    

    When I run the "out of the box" tricube demo, I get the full resolution the monitor is capable of:

    root@uz3eg-iocc-dp-2017-2:~# cat /sys/class/drm/card0-DP-1/modes
    1920x1200
    1920x1080
    1600x1200
    1680x1050
    1280x1024
    1280x960
    1024x768
    800x600
    640x480
    720x400

    Is there a way to check what framerate and what GTR clock rate it's trying to run at?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 8 years ago

    Got it working!  I had missed the fact that the input clock is on a different SOM pin between the IOCC and PCIeCC.  So I updated my constraints file (in addition to the PS8 configuration changes and devicetree edits above) and it works at 1024x768.  That'll do for now until I can build a custom carrier card with two DP lanes and an FMC. :-)

    # This is for the IO carrier card
    # Clock is routed through SOM JX1_HP_DP_36_GC
    #set_property PACKAGE_PIN N3  [get_ports {idt5901_clk_n}]
    #set_property PACKAGE_PIN N4  [get_ports {idt5901_clk_p}]
    
    # This is for the PCIe carrier card
    # Clock is routed through SOM JX2_HP_DP_11_GC
    set_property PACKAGE_PIN E5  [get_ports {idt5901_clk_n}]
    set_property PACKAGE_PIN E6  [get_ports {idt5901_clk_p}]‘ 

    USB still doesn't work, but that's a problem for another thread...

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube