Actions
Forum Thread Details
  • State Not Answered
  • Replies 2 replies
  • Subscribers 354 subscribers
  • Views 350 views
  • Users 0 members are here
Related

writing to custom PL IP registers from PS

Former Member

Hi guys i got 2 questions..

i implemented two custom IPs in the PL fabric but i need to transfer values/signals to them from the PS (baremetal C).

first i have an "enable" signal which is an input to my PL implementation, is there anywhere to drive this signal from the PS? im planning to use the AXI for this purpose. (1 bit of AXI) is there any other methods??

The other thing i have is parameters defined in the PL, or registers. the values of these registers will control FIFO (custom fifos) and queue sizes tha i created. Is there a way to write to those registers from the PS?

Many thanks guys!

  • 0

    are you referring to the memory mapped registers supplied by the CIP wizard? this is the simplest way to communicate with your custom user logic on a small scale, I think.
    their values can also be used to control behavioral flow like FSM.
    Just remember that your HDL must synthesize, so mmap regs that you set in your user logic will need to be excluded from the AXI bus writes that are included with the user logic template. You can still read them from PS over the bus.
    Do the microseconds that these writes take have demeaning impact on your software?
    well, maybe someone else has a better idea!
    good luck, joe!

  • 0

    Thank you for the replies

    My data bandwidth is around 16+ Mbps
    I didnt know about the CIP, i will check it out!

    Basically the register values are for PL IP configuration purposes only, so if it takes some time to write to them its okay.
    Thought i did mean registers that i implemented. (basically i have a shift register of 16 bits which i want to write to as its value reflects some behaviour of my implementation).