Actions
Forum Thread Details
  • State Not Answered
  • Replies 15 replies
  • Subscribers 354 subscribers
  • Views 1979 views
  • Users 0 members are here
Related

1V Power supply under-powered

Former Member

What's the maximum power that can by drawn by the Zynq PL? Has this been tested?

I have build a large design (80%) that need to runs at 100MHz, but when I program the bitstream to the Zedboard. The Zynq reset a few ms after being DONE.

Also, I have probed the 1V power supply at C357. After, the PL is DONE, the voltage go down to about 560mV and go back up to 1V probably because the PL resets.

What could be causing this?

Is it because the PL draw to much power?

Parents
  • 0

    Using the zedboard for cryptographic applications, I experienced the power limit on the 1V Vccint and it is really a killer. In this kind of application, you try to fill up the FPGA and to use every clock cycle.

    I don't want to sound grumpy - I enjoy my zedboard very much - but I do think this limitation should be either corrected or clearly advertised otherwise people might just buy a useless board.

Reply
  • 0

    Using the zedboard for cryptographic applications, I experienced the power limit on the 1V Vccint and it is really a killer. In this kind of application, you try to fill up the FPGA and to use every clock cycle.

    I don't want to sound grumpy - I enjoy my zedboard very much - but I do think this limitation should be either corrected or clearly advertised otherwise people might just buy a useless board.

Children
No Data