I've been looking around for examples on how to accomplish two things. Firstly, I would like to know how to assign the PL IO clock to an input in my verilog top module. Secondly, I am interested in assigning the output of my top module to the AXI input. Any help would be greatly appreciated.
