I think I found an error in the IC1B Tri-state buffer for the TCK JTAG signal routing to the FMC port.
The enable signal for the part B of the 74LCX125BQX Tri-state buffer has a pin# of 1 on the schematic. This is incorrect. This gate should have its enable on pin#4.
I think I have traced this on the PCB as well, so I don't think this is just an error on the schematic. It is hard to check this for sure without the Altium file. Pin 4 is floating as far as I can tell. But could someone check this for me.
Thx