Actions
Forum Thread Details
  • State Not Answered
  • Replies 2 replies
  • Subscribers 353 subscribers
  • Views 371 views
  • Users 0 members are here
Related

creating and sending timestamps along with the input data

Former Member

Hello,

I am working on the ZedBoard and my task is to read and send the timestamps by using the sys_clk along the input data to IO peripheral. Whenever the input signal toggles, I have to read the Timestamp at that particular event and send it synchronously with the data.

   I am successful to create and store it as a string (time variable) but i am unable to send it with the data using AXI4 stream interface. The AXI4 stream interface (TUSER pin) is "std_logic_vector" and the timestamp which i declared is string variable. So please help me how to convert the string to std_logic_vector or how to send it through the AXI4 stream interface to IO peripheral.

Thanking you in advance,

Chandu

  • 0

    Hello Chandu,

     

    Your question is strictly a VHDL language question and has nothing to do with the ZedBoard.

     

    I suggest you post your question on a site like StackOverflow or perhaps just google "convert string to std_logic_vector vhdl" which turns up quite a few links.

     

    -Gary

  • 0

    Hello,

       Thank you for the suggestion and finally i found the solution for that.

       But i am trying to send some data(TUSER) together with the (TDATA) signal through AXI4-stream interface to the AXI-DMA (S_AXI_S2MM) and to the (M_AXI_S2MM <--> S_AXI_HP) port. TUSER which 64 bit data and the TDATA is 7 bit data which i am trying to send but when i check the AXI_DMA datasheet, tuser datawidth is 4 bit signal after enabling the Multichannel DMA support. Can any one explain what is the exact use of TUSER in the AXI-FIFO and other interfaces?

    Please advice me regarding this problem, how can i send some information together with the TDATA simultaneously to the memory using AXI-FIFO stream interface and AXI-DMA