element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      • Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Altium CircuitStudio
  • Products
  • Manufacturers
  • Altium CircuitStudio
  • More
  • Cancel
Altium CircuitStudio
Altium CircuitStudio Forum PCIe X4 routing
  • Blog
  • Forum
  • Documents
  • Events
  • Polls
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Altium CircuitStudio to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 90 subscribers
  • Views 486 views
  • Users 0 members are here
  • pci excpress lanes
  • routiing
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PCIe X4 routing

yadhu22krish@gmail.com
yadhu22krish@gmail.com over 8 years ago

Hi,

I got some confusions about PCIex4 routing. Some people say there should not be any vias on RX and TX and some says it can be allowed. Which is correct?

imageimage

  • Cancel

Top Replies

  • joel_l
    joel_l over 8 years ago +1
    You usually route PCIe TX on top and RX on bottom, so you need vias and the spec allows for it. As in your table, it is recommended that the max pad is 25mil and hole is 14mil. Also, vias should be in…
  • joel_l
    0 joel_l over 8 years ago

    You usually route PCIe TX on top and RX on bottom, so you need vias and the spec allows for it. As in your table, it is recommended that the max pad is 25mil and hole is 14mil. Also, vias should be in pairs, if you pop a via in RX+, there should be a via in RX- and they should be close to each other. Vias should only be at the end points and not in the middle of the trace. Pads on inner layers should not connect to the via.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • alexsander_altium
    0 alexsander_altium over 8 years ago

    That answer can be found here as they make the specifications.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube