Actions
Forum Thread Details
  • State Suggested Answer
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 90 subscribers
  • Views 1189 views
  • Users 0 members are here
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Board Clearance Rules and Internal Plane

joseph20480

Dear community,

In AD designer, there is a rule for define the manufacturing board clearance, i'm fighting with "Design rules" for defining one for internal plane without success.

The goal, 0.5mm of clearance between board outline and internal copper.

> My board : 4layers (top, Bot and two internal place.

> The outline of my board is define as "Keep out layer" (The outline have been selected AND BoardShape-> Selected as board Shape).

My question, the rules must be in 'Electrical-> Clearance ' or 'Plane->Power plane Clearance->Plane clearance ?

Parents
  • 0

    Joseph,

    (In case you haven't figured this out yet...)

    In the Layer Stack Manager, use the last column "Pull back" to provide internal layer edge clearances.

    image

    Regards,

    Thomas

  • 0 in reply to tlc8126

    That is one of the ways to do the pullback.  Another is to copy the outline layer of the board to the keepout layer and then change the line thickness on the keepout to 2X the desired pullback.  So, for 0.5mm (20mil) pull-back, select the outline on the keep out and make it 1mm (40mil) thick.  This will pull-back on all layers.  It also helps to keep from routing traces, placing vias and such.  If you want to make a castellated vias row you have to relieve the keepout in that region.

Reply
  • 0 in reply to tlc8126

    That is one of the ways to do the pullback.  Another is to copy the outline layer of the board to the keepout layer and then change the line thickness on the keepout to 2X the desired pullback.  So, for 0.5mm (20mil) pull-back, select the outline on the keep out and make it 1mm (40mil) thick.  This will pull-back on all layers.  It also helps to keep from routing traces, placing vias and such.  If you want to make a castellated vias row you have to relieve the keepout in that region.

Children
No Data