element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • About Us
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Embedded and Microcontrollers
  • Technologies
  • More
Embedded and Microcontrollers
Embedded Forum Get Your Xilinx FPGA/Programmable SoC Questions Answered here
  • Blog
  • Forum
  • Documents
  • Quiz
  • Polls
  • Files
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Embedded and Microcontrollers to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • Replies 40 replies
  • Subscribers 472 subscribers
  • Views 4963 views
  • Users 0 members are here
  • soc
  • answer
  • xilinx
  • fpga
  • questions
Related

Get Your Xilinx FPGA/Programmable SoC Questions Answered here

rscasny
rscasny over 6 years ago

In the past year or so, the element14 community has been offering quite a few programs, contests, and initatives around Xilinx's FPGA and heterogeneous SoC, ZYNQ. We have hosted webinars, run roadtests, and offered a training program last year called Path to Programmable.

 

I see element14 member interest in Xilinx product knowledge on the rise. I plan on offering more Xilinx-related projects and roadtests in the coming months. (Stay tuned to Path to Programmable 2 with the Ultra96v2) Given all this activity, I thought it would be a great idea to bring in a Xilinx product expert for some well needed Q&A time. So let me introduce you to Adam Taylor ( adamtaylorcengfiet ).

 

I believe Adam has been an element14 member for several years. He is the Director of ADIUVO Engineering. He is a Chartered Engineer and Fellow of the Institute of Engineering and Technology. He is well known for his Microzed Chronicles. He writes the Exploring the Programmable World for element14. Adam has been instrumental in developing element14's FPGA/Programmable SoC Essentials.

 

Adam also is an expert in the PYNQ framework: Python for ZYNQ productivity. So, if you are asoftware developer who wants to explore the Programmable world, I'd encourage you to ask Adam your top questions.

 

So, if you have any questions revolving around FPGAs, programmable SoCs, a project in progress, perhaps even a question about Vivado, please click REPLY and asked them here.

 

Sincerely,

 

Randall Scasny

-element14 Team

  • Sign in to reply
  • Cancel

Top Replies

  • jomoenginer
    jomoenginer over 6 years ago +4
    Awesome! It's great that adamtaylorcengfiet is a resource on element14 for Programmable SoC questions. I'm sure I will have many as I finish my Digilent Zybo Z7 RoadTest. I do find Adam's Microzed Chronicles…
  • jomoenginer
    jomoenginer over 6 years ago +4
    For what it's worth, there is an Integrating Arm Cortex-M soft CPU IP into FPGAs virtual workshop that features Adam Taylor as an instructor and uses the Digilent Arty S7-50T to be held August 14th, 2019…
  • wolfgangfriedrich
    wolfgangfriedrich over 6 years ago +3
    I would appreciate any comments on a process on how to make the DDR3 SDRAM MIG work without using the AXI interface in VHDL. As a target platform I have the Digilent Arty S7 board. I tried this during…
  • dcsoutherner
    dcsoutherner over 5 years ago in reply to adamtaylorcengfiet

    The SDK.log has informational messages only with no errors or warnings.

    Hopefully I can get the OS downgraded to x.x.1 without a lot of trouble.

    Thanks!

    Cliff

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • jomoenginer
    jomoenginer over 5 years ago in reply to dcsoutherner

    It seem silly to me that an vendor such as Xilinx would pick nits over a minor version of an OS such as 18.04.1 vs 18.04.3 for Vivado. 

     

    Post any messages you see from the SDK log as Adam states and the error that you are seeing when Vivado runs.  You might want to check the output of 'dmesg' and your '/var/log/syslog' for any errors as well.

     

    However, you could install Virtualbox and create a Ubuntu 18.04.1 VM to run Vivado in without blowing away you running OS.

     

    Again, this just seems silly.  I personally run Vivado on CentOS 7.6 which is not listed as supported, but I got it to work non the less.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • cmelement14
    cmelement14 over 5 years ago

    Hi Adam (adamtaylorcengfiet ),

     

    I am one of the trainees for the Path II Programmable training program. I am working on the PetaLinux Lab 1. When I configured the Kernel using petalinux-config tool, the configuration went fine. However, when exited from the configuration tool, it showed three lines of error messages (highlighted below). After trying to run petalinux-build tool, it gave two lines of error messages (highlighted below). Can you tell me why it caused the error and how to solve it? Thanks.

     

    $petalinux-config --get-hw-description=../

    INFO: Getting hardware description...

    INFO: Rename design_1_wrapper.hdf to system.hdf

    [INFO] generating Kconfig for project

    [INFO] menuconfig project

    configuration written to /media/sf_shared/Xilinx/petalinux/2018_3/support_documents/v2/lab1_example/project-spec/configs/config

     

    *** End of the configuration.

    *** Execute 'make' to start the build or try 'make help'.

     

    [INFO] sourcing bitbake

    ERROR: Failed to source bitbake

    ERROR: Failed to config project.

    ERROR: Get hw description Failed!.

     

     

     

    $ petalinux-build

    [INFO] building project

    [INFO] sourcing bitbake

    ERROR: Failed to source bitbake

    ERROR: Failed to build project

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • cmelement14
    cmelement14 over 5 years ago in reply to cmelement14

    I checked the log files. The first problem I noticed is that my default Python version is 3.x not 2.x required by PetaLinux tools. I fixed the problem but still failed the build. Here's the latest content of build.log:

     

    [INFO] building project

    [INFO] sourcing bitbake

    SDK environment now set up; additionally you may now run devtool to perform development tasks.

    Run devtool --help for further details.

    You had no conf/local.conf file. This configuration file has therefore been

    created for you with some default values. You may wish to edit it to, for

    example, select a different MACHINE (target hardware). See conf/local.conf

    for more information as common configuration options are commented.

     

    You had no conf/bblayers.conf file. This configuration file has therefore been

    created for you with some default values. To add additional metadata layers

    into your configuration please add entries to conf/bblayers.conf.

     

    The Yocto Project has extensive documentation about OE including a reference

    manual which can be found at:

        http://yoctoproject.org/documentation

     

    For more information about OpenEmbedded see their website:

        http://www.openembedded.org/

     

    INFO: Adding user layer: /media/sf_shared/Xilinx/petalinux/2018_3/support_documents/v2/lab1_example/project-spec/meta-user

    NOTE: Starting bitbake server...

    NOTE: Retrying server connection... (Traceback (most recent call last):

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py", line 441, in setup_bitbake

        server = bb.server.process.BitBakeServer(lock, sockname, configuration, featureset)

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/server/process.py", line 385, in __init__

        self.sock.bind(os.path.basename(sockname))

    PermissionError: [Errno 1] Operation not permitted

    )

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:476: ResourceWarning: unclosed <socket.socket fd=7, family=AddressFamily.AF_UNIX, type=SocketKind.SOCK_STREAM, proto=0>

      logger.info("Retrying server connection... (%s)" % traceback.format_exc())

     

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:430: ResourceWarning: unclosed file <_io.TextIOWrapper name='/media/sf_shared/Xilinx/petalinux/2018_3/support_documents/v2/lab1_example/build/bitbake.lock' mode='a+' encoding='UTF-8'>

      topdir, lock = lockBitbake()

     

    NOTE: Reconnecting to bitbake server...

    Previous bitbake instance shutting down?, waiting to retry...

    NOTE: Retrying server connection...

    NOTE: Starting bitbake server...

    NOTE: Retrying server connection... (Traceback (most recent call last):

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py", line 441, in setup_bitbake

        server = bb.server.process.BitBakeServer(lock, sockname, configuration, featureset)

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/server/process.py", line 385, in __init__

        self.sock.bind(os.path.basename(sockname))

    PermissionError: [Errno 1] Operation not permitted

    )

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:476: ResourceWarning: unclosed <socket.socket fd=9, family=AddressFamily.AF_UNIX, type=SocketKind.SOCK_STREAM, proto=0>

      logger.info("Retrying server connection... (%s)" % traceback.format_exc())

     

    NOTE: Reconnecting to bitbake server...

    Previous bitbake instance shutting down?, waiting to retry...

    NOTE: Retrying server connection...

    NOTE: Starting bitbake server...

    NOTE: Retrying server connection... (Traceback (most recent call last):

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py", line 441, in setup_bitbake

        server = bb.server.process.BitBakeServer(lock, sockname, configuration, featureset)

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/server/process.py", line 385, in __init__

        self.sock.bind(os.path.basename(sockname))

    PermissionError: [Errno 1] Operation not permitted

    )

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:476: ResourceWarning: unclosed <socket.socket fd=11, family=AddressFamily.AF_UNIX, type=SocketKind.SOCK_STREAM, proto=0>

      logger.info("Retrying server connection... (%s)" % traceback.format_exc())

     

    NOTE: Reconnecting to bitbake server...

    Previous bitbake instance shutting down?, waiting to retry...

    NOTE: Retrying server connection...

    NOTE: Starting bitbake server...

    NOTE: Retrying server connection... (Traceback (most recent call last):

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py", line 441, in setup_bitbake

        server = bb.server.process.BitBakeServer(lock, sockname, configuration, featureset)

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/server/process.py", line 385, in __init__

        self.sock.bind(os.path.basename(sockname))

    PermissionError: [Errno 1] Operation not permitted

    )

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:476: ResourceWarning: unclosed <socket.socket fd=13, family=AddressFamily.AF_UNIX, type=SocketKind.SOCK_STREAM, proto=0>

      logger.info("Retrying server connection... (%s)" % traceback.format_exc())

     

    NOTE: Reconnecting to bitbake server...

    Previous bitbake instance shutting down?, waiting to retry...

    NOTE: Retrying server connection...

    ERROR: Unable to connect to bitbake server, or start one

    NOTE: Retrying server connection... (Traceback (most recent call last):

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py", line 441, in setup_bitbake

        server = bb.server.process.BitBakeServer(lock, sockname, configuration, featureset)

      File "/tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/server/process.py", line 385, in __init__

        self.sock.bind(os.path.basename(sockname))

    PermissionError: [Errno 1] Operation not permitted

    )

    WARNING: /tools/petalinux-v2018.3-final/components/yocto/source/aarch64/layers/core/bitbake/lib/bb/main.py:476: ResourceWarning: unclosed <socket.socket fd=13, family=AddressFamily.AF_UNIX, type=SocketKind.SOCK_STREAM, proto=0>

      logger.info("Retrying server connection... (%s)" % traceback.format_exc())

     

    NOTE: Reconnecting to bitbake server...

    NOTE: Retrying server connection...

    ERROR: Unable to connect to bitbake server, or start one

    ERROR: Failed to add user layer: /media/sf_shared/Xilinx/petalinux/2018_3/support_documents/v2/lab1_example/project-spec/meta-user

    ERROR: Failed to source bitbake

    ERROR: Failed to build project

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • cmelement14
    cmelement14 over 5 years ago in reply to cmelement14

    Found answer myself: https://forums.xilinx.com/t5/Embedded-Linux/petalinux-build-fails-in-VirtualBox-shared-folder/td-p/875986

    Basically, creating PetaLinux project in VM shared folder doesn't work. I have to use VM local folder.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • ralphjy
    ralphjy over 5 years ago

    Hi Adam (adamtaylorcengfiet ),

     

    I'm working on completing the 4th week of the Path II Programmable training and I'm looking ahead to the project that I'm going to try doing.  I saw that Xilinx had created a demo that is very similar to what I would like to implement and wondered if you would have some insight as to how it was partitioned between PS and PL.  Here is the link to the announcement: https://forums.xilinx.com/t5/AI-and-Machine-Learning-Blog/New-AI-Edge-Demos-available/ba-p/965399 .  I'd like to process RTSP video streams from IP cameras and possibly an NVR and do some detection and response.  You've done a lot of video processing examples and I was hoping that you could give me some pointers to relevant examples.  The streams would be H264 encoded.

     

    Thanks,

     

    Ralph

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • dcsoutherner
    dcsoutherner over 5 years ago in reply to adamtaylorcengfiet

    I'm going to try installing version 2018.3 on Ubuntu 18.04.1, trying to minimize any issues with versions.

    I noticed that the SDK installer mentions "Additional  library installation required" for Ubuntu in the "Supported operating systems" panel, but I can't find any information on the required additional libraries.  What additional  libraries are needed and are they prerequisites for the installer or running the SDK?

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • dcsoutherner
    dcsoutherner over 5 years ago in reply to dcsoutherner

    I'm going to post as an original item for visibility.  Sorry for the duplication.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • dcsoutherner
    dcsoutherner over 5 years ago

    Duplicate Post - the original might have been lost in the chain.

    I'm going to try installing version 2018.3 on Ubuntu 18.04.1, trying to minimize any issues with versions.

    I noticed that the SDK installer mentions "Additional  library installation required" for Ubuntu in the "Supported operating systems" panel, but I can't find any information on the required additional libraries.  What additional  libraries are needed and are they prerequisites for the installer or running the SDK?

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • tcmichals
    tcmichals over 4 years ago

    Adam,

     

    I have a couple of questions for using the MIG DDR3 interface for a Arty S7-50.

    • How to configure the clk_ref_i and sys_clk_i for the DDR3 MIG?
      • There are two clocks on the board 12Mhz sys_clk and 100Mhz ddr_clock
        • Why would there be two clocks on the board?
        • Use the clocking wizard and use ddr_clk 100Mhz and generate two clocks 100Mhz for sys_clk_i and 200Mhz for the sys_ref_i clock into the MIG?
        • Can the ddr_clk be connected into the MIG without using the clock wizard?
    • Once the MIG is created, should the MIG clock be used for the system?  i.e. MicroBlaze, UART, etc?
      • Is there an advantage to using the MIG generated clock for the design?
      • Is it better to use the 100Mhz clock created from the clock wizard?
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
<
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2025 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube