https://www.element14.com/community/groups/fpga-group/blog/2018/03/29/minized-ddr-delay-values-in-vivado-block-design
