Actions
Forum Thread Details
  • State Verified Answer
  • Replies 15 replies
  • Subscribers 264 subscribers
  • Views 1235 views
  • Users 0 members are here
Related

GTX transceivers

Former Member

Hi..

I am working with GTX transceivers on the 7030.  I am trying to configure the GTXE2_CHANNEL_X0Y1 transceiver attached to SMA on the Carrier board using Aurora 8b10b example design.
I instantiated the aurora_example design to the processing wrapper.  This only have the zynq processing with 2 pl_clocks required in Aurora.

In the file.xdc I am doing this configuration.  I donu00B4t know if it is right,
#######################################################
set_property PACKAGE_PIN U9 [get_ports GTXQ0_P]
set_false_path -through [get_pins -hier *cdc_to*]
set_property LOC GTXE2_CHANNEL_X0Y1 [get_cells aurora_module_i/aurora_8b10b_0_i/U0/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtxe2_i]
set_property DONT_TOUCH true [get_cells ProcessingSystem_i]
set_property DONT_TOUCH true [get_cells ProcessingSystem_i/processing_system7_0]
set_property DONT_TOUCH true [get_cells ProcessingSystem_i/processing_system7_0/inst]
set_property DONT_TOUCH true [get_cells ProcessingSystem_i/util_ds_buf_0]
set_property PACKAGE_PIN Y8 [get_ports RXN]
set_property PACKAGE_PIN W8 [get_ports RXP]
set_property PACKAGE_PIN Y4 [get_ports TXN]
set_property PACKAGE_PIN W4 [get_ports TXP]

#######################################################

I got this  error in the implementation, and I have no idea what is the reason:

[Place 30-378] Input pin of input buffer Communication_block/aurora_module_i/U0/clock_module_i/init_clk_ibufg_i has an illegal connection to a logic constant value.
[Place 30-99] Placer failed with error: 'Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.

Please help


Parents
  • 0

    Hi there,
    I spoke with a colleague and he told me that he has seen similar issues regarding the Region settings before.
    Please see:
    http://zedboard.org/content/ethernet-does-not-work-linux-314

    Are you running Vivado on Linux?  If so, what version?

    As for the clocks, the capacitors will not cause frequency issues.  It will cause low quality signals.  We are aware that some of the SWITCH settings can be confusing based on the documentation, however the most important you see is the 62.5Mhz and 250Mhz.  Since those are correct, I believe you can see that your hardware is good.

    I think the values you are seeing as incorrect clocks is most likely the Region issue.  Can you try the suggestion from the other thread?  See if that helps you.  If not, please let me know!

    I'm very happy you got to this point!

Reply
  • 0

    Hi there,
    I spoke with a colleague and he told me that he has seen similar issues regarding the Region settings before.
    Please see:
    http://zedboard.org/content/ethernet-does-not-work-linux-314

    Are you running Vivado on Linux?  If so, what version?

    As for the clocks, the capacitors will not cause frequency issues.  It will cause low quality signals.  We are aware that some of the SWITCH settings can be confusing based on the documentation, however the most important you see is the 62.5Mhz and 250Mhz.  Since those are correct, I believe you can see that your hardware is good.

    I think the values you are seeing as incorrect clocks is most likely the Region issue.  Can you try the suggestion from the other thread?  See if that helps you.  If not, please let me know!

    I'm very happy you got to this point!

Children
No Data