element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • About Us
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Avnet Boards Forums
  • Products
  • Dev Tools
  • Avnet Boards Community
  • Avnet Boards Forums
  • More
  • Cancel
Avnet Boards Forums
Using Xilinx Tools Forum Zedboard XDC file fails in Vivado2014.1
  • Forum
  • Documents
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Avnet Boards Forums to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Not Answered
  • Replies 7 replies
  • Subscribers 336 subscribers
  • Views 833 views
  • Users 0 members are here
Related

Zedboard XDC file fails in Vivado2014.1

Former Member
Former Member over 11 years ago

Hello,

The latest ZedBoard rev D XDC file causes Vivado 2014.1 to fail with the error shown below for any pins that the user is using (LEDS[7:0] in my case):
----------
ERROR: [Drc 23-20] Rule violation (NSTD-1) Unspecified I/O Standard - 8 out of 138 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: LEDS[7:0].
----------

As far I can tell, the problem is caused by setting the IOSTANDARD based on a filter of IOBANK (like what is described here: http://www.zedboard.org/content/7z020-xdc-file)

My solution has been to manually add assignments of the IOSTANDARD to each pin, i.e.:
set_property PACKAGE_PIN T22 [get_ports {LEDS[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[0]}]

Is there a better fix for this problem?

Thanks

  • Sign in to reply
  • Cancel
  • zedhed
    0 zedhed over 11 years ago

    Hi elsevers,

    Instead of using those statements for each pin definition like you suggested:

    set_property IOSTANDARD LVCMOS25 [get_ports {LEDS[0]}]

    Can you try this one instead to grab each of the 8 LED ports?

    set_property IOSTANDARD LVCMOS25 [get_ports LEDS*];

    As long as you do not have other pins named LEDS<something> that should grab each of your 8 LED ports for the property assignment.

    Regards,

    -Kevin

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 11 years ago

    Thank you, that worked.

    -Eric

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • dyessgg
    0 dyessgg over 11 years ago in reply to zedhed

    I thought the IOSTANDARD had to be consistent among all pins in a bank.  Is this true or not?  If it is true, then setting the IOSTANDARD on each individual pin, could lead to inconsistent settings?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 11 years ago in reply to dyessgg

    The IOSTANDARD is per bank, so your individual settings have to be consistent for all of the pins in a bank.

     

    We have discovered that you can set the IOSTANDARD constraint for the whole bank if you place the bank constraint AFTER the pin constraints in the xdc file and use this syntax: 

     
    # Set the bank voltage for IO Bank 35 to 3.3V by default.
    set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]];
     
     
    -Gary
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 11 years ago

    Hello all,

    I am unable to see signal behavior on led , as i am using zedboard so there are some dedicated pins for LED.

    Even before that i wanted to see output signals on zedboard pmod pins but i did not get on pmod pins.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 10 years ago in reply to Former Member

    I tried this with the PicoZed .xdc using Vivado 2014.4 and it fails with this message.

    [Common 17-165] Too many positional options when parsing '34', please type 'get_ports -help' for usage info. ["C:/FPGA/zedboard/picozed_t1/picozed_t1.srcs/constrs_1/picozed_7z020_master_XDC_RevC_v1.xdc":215]

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 10 years ago in reply to Former Member

    It looks like there is an error in the xdc file that is not visible unless the editor encoding is set to 'ANSI'. I will correct the xdc file and post v2 today.

     

    Thanks for reporting this.

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2025 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube