Actions
Forum Thread Details
  • State Not Answered
  • Replies 7 replies
  • Subscribers 359 subscribers
  • Views 693 views
  • Users 0 members are here
Related

Another Usefull Reference Projects

Former Member

There is a nice project:
http://zynqgeek.blogspot.com/2012/09/creating-custom-peripheral.html

But how can I use this port (register) assigned to external pins? For example, write to the LEDs and read the switches.

And how can I write my independent HDL code, for example, just reflect on LED0 (LD0) the state of the switch0 (SW0).

I'm used to FPGAs and the ISE environment, but I'm having some trouble trying to do these simple tasks with the Zynq.

Parents
  • 0

    oen_br,

    I'm glad you found my tutorial useful.  I'm sorry your having trouble putting everything together. There are a million how-to's I would like to write for Zynq, and I am getting to many of them - but there are only 24 hours in the day!

    First, I would highly recommend moving to PlanAhead - you are going to have a hard time with things if you stick with ISE. From a top-level view, you will want to create extra signals on your port statements within your pcore (custom peripheral) that you instantiate within XPS. Then you will attach these signals as external ports within the Ports tab. After that, when you bring the MHS file back into PlanAhead and create the HDL top module, you will see that your ports are available to attach to the outside world. Add a constraint file with the net assignments, and then export to SDk. Hopefully that will get you going in the right direction.

    I will work on a deep dive for writing pcores.  Stay tuned!

Reply
  • 0

    oen_br,

    I'm glad you found my tutorial useful.  I'm sorry your having trouble putting everything together. There are a million how-to's I would like to write for Zynq, and I am getting to many of them - but there are only 24 hours in the day!

    First, I would highly recommend moving to PlanAhead - you are going to have a hard time with things if you stick with ISE. From a top-level view, you will want to create extra signals on your port statements within your pcore (custom peripheral) that you instantiate within XPS. Then you will attach these signals as external ports within the Ports tab. After that, when you bring the MHS file back into PlanAhead and create the HDL top module, you will see that your ports are available to attach to the outside world. Add a constraint file with the net assignments, and then export to SDk. Hopefully that will get you going in the right direction.

    I will work on a deep dive for writing pcores.  Stay tuned!

Children
No Data