Actions
Forum Thread Details
  • State Not Answered
  • Replies 5 replies
  • Subscribers 359 subscribers
  • Views 936 views
  • Users 0 members are here
Related

'No Load' Parts in the ZedBoard schematics

e14 Contributor

In the ZedBoard schematics, several parts are marked with 'No Load' and some resistors have a 0 u2126 value. I want to copy and modify the schematics for my design. What is the best way to handle these alternative hardware features?
Has anyone already found out what is the best solution? Is it the best way to omit the 'No Load' parts and replace the 0 u2126 resistors by a wire?

Parents Reply Children
  • 0 in reply to e14 Contributor

    SPI-SCLK-FB/VCFG1 is tied to MIO8 on the Zynq device.  This pin has 2 purposes. 

    1.   Voltage Mode Setting (see Zynq TRM v1.5, page 146).  MIO8 is VMODE[1].  Pulling this up sets the MIO Bank 1 I/O Voltage to 1.8V.
    2.   Quad-SPI Feedback Clock (see Zynq TRM v1.5, page 307).  The Quad-SPI interface supports an optional feedback clock pin named qspi_sclk_fb_out. This pin is used with the high speed Quad-SPI timing mode, where the memory interface clock needs to be greater than 40 MHz.  When Quad-SPI feedback mode is used, the qspi_sclk_fb_out pin should only be connected to a pull-up or pull-down resistor which is needed to set the MIO voltage mode (vmode).

    Bryan