element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      • Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Avnet Boards Forums
  • Products
  • Dev Tools
  • Avnet & Tria Boards Community
  • Avnet Boards Forums
  • More
  • Cancel
Avnet Boards Forums
ZedBoard Hardware Design Issues with HDMI reference designs in Vivado 2014.4
  • Forum
  • Documents
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Avnet Boards Forums to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Not Answered
  • Replies 3 replies
  • Subscribers 343 subscribers
  • Views 690 views
  • Users 0 members are here
Related

Issues with HDMI reference designs in Vivado 2014.4

Former Member
Former Member over 11 years ago

I was playing with two reference designs "HDMI Display Controller Tutorial" and "Bare Metal HDMI for ZedBoard with ADI IP and ADV7511", they work fine ONLY when I  run the PRE-BUILT bitstreams/projects. And they fail if try to build a project in Vivado 2014.4.


Can anybody help with that? See details below...
-----------
Bare Metal HDMI for ZedBoard with ADI IP and ADV7511 - when trying to create a project by running build.tcl I get an error:

ERROR: [BD 5-216] VLNV <xilinx.com:ip:processing_system7:5.3> is not supported for this version of the tools.The latest version is:5.5
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 sys_ps7"
    invoked from within
"set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 sys_ps7]"
    (file "../../../projects/common/zed/zed_system_bd.tcl" line 46)

    while executing
"source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl"
    (file "system_bd.tcl" line 2)

    while executing
"source system_bd.tcl"
    (procedure "adi_project_create" line 56)
    invoked from within
"adi_project_create adv7511_zed"
    (file "./system_project.tcl" line 7)

-----------
HDMI Display Controller Tutorial - when trying to create ZED HDMI display core running zed_dmi_display.tcl I get the following error:

WARNING: [IP_Flow 19-2162] IP 'design_1_gnd_0' is locked:
* IP definition 'Constant (1.0)' for IP 'design_1_gnd_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-541] Parameter cannot be set on a locked block. The block 'gnd' is locked, because : * IP definition 'Constant (1.0)' for IP 'design_1_gnd_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
ERROR: [BD 41-245] set_property error - Parameter cannot be set on a locked block. The block 'gnd' is locked, because: * IP definition 'Constant (1.0)' for IP 'design_1_gnd_0' has a newer minor version in the IP Catalog.

  • Sign in to reply
  • Cancel
  • Former Member
    0 Former Member over 11 years ago

    There's a newer version of the processing system IP core in the current tools.  Two ways to get rid of this error are:

    1. Modify the scripts to use the new version, i.e. find "processing_system7:5.3" and replace with"processing_system7:5.5".  There are probably other IP cores which also need changed, as evidenced by your second message.

    2. Use the old version of the tools.  The scripts have been designed to work with a particular version of Vivado, and Xilinx change the TCL interface from time to time.

    In short, using the same version of the tools that the reference design was made for is the only safe way to rebuild the design.

    Matthew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 11 years ago

    I can give you one tcl file for Vivado 2014.3, but you still can't pass the final step "generate bitstream".

    I show you the error message below.
    ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not supported:
    tutorial_i/zed_hdmi_display/v_cresample_0/U0 (v_cresample__parameterized0)

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 11 years ago

    This error is probably caused by not having a license for the Xilinx IP. See this post for more information and a link to download an evaluation license: http://zedboard.org/content/tutorial-zedboard-hdmi-display-controller

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube