I have a circuit design that's highly influenced by parasitic capacitance. I need advice on how to design my PCB to minimize parasitic capacitance. I've attached the schematic. There will also be a potentiometer where M3, M4, and M7 meet to help balance this circuit.
Thanks,