Actions
Forum Thread Details
  • State Not Answered
  • Replies 1 reply
  • Subscribers 145 subscribers
  • Views 567 views
  • Users 0 members are here
Related

Removing overlap error from package

Former Member

I have created a package which has several pads which I want to be pre-connected with wire. The pre-connected pads show up fine in layout editor, but DRC check gives overlap errors. Is there a way to define that the pads and the wire are part of a same signal? In device editor I have already defined that the pads are connected.

  • 0

    Answering to myself: The overlap errors appear only when you put the component down without connecting any of the pins. Once you connect one pin to something, the overlap errors disappear. You can even connect one pin to itself and the errors disappear, or even just connect a dangling net which is not connected to anything. This is a workaround, because ideally I just want to put the bare component without connections to the board (test fixture).