element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      • Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Autodesk EAGLE
  • Products
  • More
Autodesk EAGLE
EAGLE User Support (English) Copper pour isolation around through vias
  • Blog
  • Forum
  • Documents
  • Events
  • Polls
  • Files
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Autodesk EAGLE to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • Replies 4 replies
  • Subscribers 179 subscribers
  • Views 961 views
  • Users 0 members are here
Related

Copper pour isolation around through vias

autodeskguest
autodeskguest over 17 years ago

Hello, I am a newbie with regards to making multilayers, and could use some

help with copper pour.

Copper pour worked fine for me with the 2-layer boards I made up to now.

 

However, I just finished my first 4-layer board with a (12+1516) layer

setup.

My expectation of this was, to get all simple through vias, connecting

whatever traces on each layer they meet.

So far so good.

 

As a last step, I drew polygons for the earth planes and did a copper pour

using Ratsnest.

This presented a problem: most of the vias were cleared by the copper plane,

as set by the isolation distances in the Design Rules.

But some vias now got connected to the ground plane.

 

If you have, f.i., a through via connecting layers 2 and 15, it seems as if

the program isn't aware of it being also present in the remaining outer

layers.

It just treats the via as a hole there, and sees no reason to maintain an

isolation distance between the via and the copper pour.

If I manually route an additional, very short (in fact, just a dot) piece of

trace from such a via onto the offending layers, then copper pour correctly

isolates these layers from the via. Because of time pressure, I scanned this

particular board visually several times and patched all vias so the

isolation was correct.

 

For a complicated board, this is quite a tedious task, and it's easy to

overlook a single via.

Is there something to be done, so the through vias will be recognised over

their full insertion length during copper pour, even if there is no trace

connected to them on that layer?

 

Any help is much appreciated.

 

Best regards,

Mike

 

 

 

 

  • Sign in to reply
  • Cancel
Parents
  • autodeskguest
    autodeskguest over 17 years ago

    snip

     

     

    Could you send me the board file? So I could check it.

     

     

    --

    Mit freundlichen Gruessen / Best regards

    Richard Hammerl

    CadSoft Support -- hotline@cadsoft.de

    FAQ: http://www.cadsoft.de/faq.htm

     

    Hi Richard,

     

    After another evening of brain-bashing, I think I found the problem.

     

    When I started routing this board, I found the layer setup notation quite

    confusing and fooled around a lot with it.

    Time was pressing for the project, so I chose to start doing the layout and

    learn about layer setup as I went.

     

    The board was routed initially with the setup being ((12)+(1516)), which

    also allowed blind vias in layers 1-2 and 15-16.

    After the routing, I performed a DRC with these same rules, which of course

    gave no errors on the vias.

     

    The copper pour was done with a separate DRC because I liked to have greater

    isolation distances in the ground planes, thereby eliminating some fine hair

    traces and needle points in the ground planes. This DRC ignored the

    accidentally produced layer 1-2 vias when pouring copper on the bottom

    layer.

     

    Only after the feedback from the board house, earlier this week, I realised

    that (12+1516) would result in all the vias being through vias, as I

    wanted from the beginning.

    Tonight, I performed a DRC with the new layer setup and voila, the offending

    vias were reported as in violation with the DRC.

    All of them were layer 1-2 vias, and after I changed them to 1-16, they were

    compliant with the DRC, AND the copper pour isolation was correct.

     

    So, another embarrasing beginners error combined with RTFM, although I tried

    the latter and really found it hard to understand at the time.

    With hindsight, all is simple.

     

    Thanks for your patience, sometimes it helps to just have a listening ear,

    and force yourself to retrace your steps once more.

    Maybe others will not make the same mistakes as I did after reading this.

     

    Best regards,

    Mike

     

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • autodeskguest
    autodeskguest over 17 years ago

    snip

     

     

    Could you send me the board file? So I could check it.

     

     

    --

    Mit freundlichen Gruessen / Best regards

    Richard Hammerl

    CadSoft Support -- hotline@cadsoft.de

    FAQ: http://www.cadsoft.de/faq.htm

     

    Hi Richard,

     

    After another evening of brain-bashing, I think I found the problem.

     

    When I started routing this board, I found the layer setup notation quite

    confusing and fooled around a lot with it.

    Time was pressing for the project, so I chose to start doing the layout and

    learn about layer setup as I went.

     

    The board was routed initially with the setup being ((12)+(1516)), which

    also allowed blind vias in layers 1-2 and 15-16.

    After the routing, I performed a DRC with these same rules, which of course

    gave no errors on the vias.

     

    The copper pour was done with a separate DRC because I liked to have greater

    isolation distances in the ground planes, thereby eliminating some fine hair

    traces and needle points in the ground planes. This DRC ignored the

    accidentally produced layer 1-2 vias when pouring copper on the bottom

    layer.

     

    Only after the feedback from the board house, earlier this week, I realised

    that (12+1516) would result in all the vias being through vias, as I

    wanted from the beginning.

    Tonight, I performed a DRC with the new layer setup and voila, the offending

    vias were reported as in violation with the DRC.

    All of them were layer 1-2 vias, and after I changed them to 1-16, they were

    compliant with the DRC, AND the copper pour isolation was correct.

     

    So, another embarrasing beginners error combined with RTFM, although I tried

    the latter and really found it hard to understand at the time.

    With hindsight, all is simple.

     

    Thanks for your patience, sometimes it helps to just have a listening ear,

    and force yourself to retrace your steps once more.

    Maybe others will not make the same mistakes as I did after reading this.

     

    Best regards,

    Mike

     

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube