Actions
Forum Thread Details
  • State Not Answered
  • Replies 3 replies
  • Subscribers 179 subscribers
  • Views 745 views
  • Users 0 members are here
Related

Eagle PCB generates wire origins in top copper?

rtmsllc

Hi there...can you please explain how to remove top copper origin and via X marks that have appeared in the top copper plot?  Thanks for any assistance!

RT

 

image

  • 0

    On 18/03/15 21:33, Robert Thomas wrote:

    Hi there...can you please explain how to remove top copper origin and

    via X marks that have appeared in the top copper plot?  Thanks for any

    assistance!

    RT

     

    That depends on how you're generating the plot.

     

    If you're using "print" or "export as PNG" or similar, then you need to

    deselect the tOrigins / tPlace / tDocu layers before doing so.

     

    If you're using the CAM processor (e.g. to make Gerber files) then you

    need to ensure that the relevant section of your CAM job doesn't include

    those layers.

     

     

  • 0 in reply to autodeskguest

    Right, thanks....The only layers I have active in the in the CAM processor provided with 7.2.0 for OSX are 1, 17, 18 and 44/45 top, pads, vias, drills, holes.

     

    I also deactivated all the the other layers in PCB while looking at the .brd file...saved it with only these layers active....

     

    Weird, it is like center markers in tPlace got merged into the copper on 1...

     

    Any ideas??

     

    thank you,

     

    RT

  • 0 in reply to autodeskguest

    Thanks again...of course having the drills and holes layers on generated these artifacts.  I was thinking that would generate the drl files which are subject to a separate process.  Fun learning Eagle, great tool for value.

     

    RT