Actions
Forum Thread Details
  • State Verified Answer
  • Locked Locked
  • Replies 5 replies
  • Subscribers 86 subscribers
  • Views 566 views
  • Users 0 members are here
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Silk 2 SMask, or TopCu 2 SMask?

tlc8126

Running thru the Tutorial for the 2nd time, I noticed this - a DRC violation that shows one thing, but is caught by a different design rule:

image

This looks like a Copper to Silkscreen, not Soldermask to Silkscreen violation. Is this a bug?

 

Regards,

Thomas

  • 0

    Sorry, that title should read, "Silk 2 SMask, or Silk 2 TopCu".

     

    - Thomas

  • 0 in reply to tlc8126

    Hi Thomas,

     

    Please check your Silk To Solder mask Clearance design rule, if it is set to Clearance Checking Mode: Check Clearance to Exposed Copper. If so, then I think it's working correctly. If I'm not understanding this correctly, please attach the CSPcbDoc file.

     

    Best regards,

     

    James Harriman

    Altium

  • 0 in reply to jamesharrimanaltium

    James,

     

    Thanks, totally missed that. Works perfectly when set right! (That's why I'm going thru the Tutorial once more to make sure I don't miss these sorts of things.)

     

    Regards,

    Thomas

  • 0 in reply to jamesharrimanaltium

    James,

     

    Just one more note:  Neither the Tutorial or Documentation under PCB Design Rules, Manufacturing Rules mention this, and the Documentation for Manufacturing Rules is totally not there (it's blank). Can we see this completed any time soon? (I've noticed a number of Documentation pages just not completed, dated as having been created last year.) I'm still learning the software and rely a lot on the Documentation.

     

    Regards,

    Thomas

     

    P.S. I seriously thought that a Silkscreen to Solder Mask Clearance Constraint DRC would simply check just that - Silkscreen to Solder Mask. I didn't know there was an option to allow for Silkscreen ink on the bare laminate, as would happen in some cases when selecting Silk to Exposed Copper, or for when inking Silkscreen on Solder Mask over a Copper plane. Thanks again!

  • 0 in reply to tlc8126

    Hi Thomas,

     

    Yes Manufacturing rules will need to be added, the product is currently ahead of the documentation.

     

    Understandable given its name that the rule wouldn't check exposed copper!    

     

    Best regards,

     

    James Harriman

    Altium