Can an external clock source be connected to the FPGA, allowing it to run on this clock rather than the local one?
Preferably 100 MHz
Can an external clock source be connected to the FPGA, allowing it to run on this clock rather than the local one?
Preferably 100 MHz
is right. I have this article by TI showing the problems of synchronization with SPI over distance (http://www.ti.com/lit/an/slyt441/slyt441.pdf ). The tighter the tolerances, the worse it gets. Even though SPI was meant as a chip to chip protocol, factories try it over distance. And in the lab were things are clean, noise from the environment will distort your clock. So proper shielding becomes necessary. I give SPI only as the example of things to consider in your application.
Clem
is right. I have this article by TI showing the problems of synchronization with SPI over distance (http://www.ti.com/lit/an/slyt441/slyt441.pdf ). The tighter the tolerances, the worse it gets. Even though SPI was meant as a chip to chip protocol, factories try it over distance. And in the lab were things are clean, noise from the environment will distort your clock. So proper shielding becomes necessary. I give SPI only as the example of things to consider in your application.
Clem