Group Actions
Engagement
  • Author Author: rsc
  • Date Created: Date Created
  • Views 560 views
  • Likes 2 likes
  • Comments 5 comments
Related
Recommended

Path to Programmable - Blog 6 - The TCL script

rsc

I spent the weekend figuring out Lab 9.  It turns out that my file system wasn't in line with the TCL script.  The instructions are as follows:

***NOTE*** If you receive an error running the Tcl command above please delete your entire ZynqDesign project and ip repo. Then start from Experiment 1 step 1 in which you unzip a pre-built lab 8 project and ip repo to the correct location. The reason you received an error was most likely due to an incorrect naming convention that was done in a previous lab.

So, instead of starting over with Lab 1 with a new file structure, I used the pre-formatted Lab 8 output found in "Solutions_MiniZed".

I created the new file structure at C:/Speedway/ZynqHW/2017_4/ and copied the training material to that folder also.

Here's the new structure:

image

The ip_repo and ZynqDesign folders were extracted from "ZynqHW_Lab8_Solution.zip"

When I ran Vivado with the new workspace I got a few messages:

image

image

2018.2.2 Vivado complained about IP upgrades, so I upgraded them.

image

Then Vivado wanted to re-generate outputs and run synthesis and implementation again.

image

After all was complete, I am down to 1 Critical Warning:

image

image

  • in reply to rsc

    I agree with all of Scott's comments as well.

  • in reply to rscasny

    Hi Randall,

    Before this project, I have never programmed FPGAs.  After the first module of training, I feel I could replicate the labs, but not without re-reading some of the instructions.

    I'm not confident that I understand all of the concepts and terminology presented at this point, however, I should be able to come up with a good project for the MiniZed.

    I would like to see more MiniZed board example projects.  There are PMOD connectors, but I haven't found example PMOD card MiniZed projects yet.  There are so many dev boards that start up

    then fade away (like Intel Edison, Hexiwear, LattePanda, etc.)  it's tough to stay focused on one HW package.  I have projects on several platforms right now, and I'm

    not sure I have time to integrate something like FPGAs as a new base platform at this time.

    The training package is OK.   In the videos, Josh is hard to understand sometimes. 

    I understand these were originally 3-day hands-on workshops, I am interested in some of the other training packages available online.

    It's always harder to do a course by yourself without a "trainer" to ask questions of.

    Scott

     

     

     

  • Scott,

     

    I know you came into the training without a whole lot of experience with FPGAs. It sounds like you are getting through the labs okay. Do you think the videos or labs could have covered additional information or background, from your point of view? just curious.

     

    Randall

  • Doesnt sound like much fun! I'm not using C:\Speedway so I hope I don't run into similar issues...

  • Yes, when all else fails, restart.

    After decades of Microsoft software, you would think this process would be second nature by now.

     

    DAB