element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
    About the element14 Community
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      •  Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      •  Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Avnet Boards Forums
  • Products
  • Dev Tools
  • Avnet & Tria Boards Community
  • Avnet Boards Forums
  • More
  • Cancel
Avnet Boards Forums
MicroZed Hardware Design JX1/JX2 Track Impedance
  • Forum
  • Documents
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Avnet Boards Forums to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Not Answered
  • Replies 4 replies
  • Subscribers 362 subscribers
  • Views 842 views
  • Users 0 members are here
Related

JX1/JX2 Track Impedance

e14 Contributor
e14 Contributor over 12 years ago

One of the selling points of the MicroZed is the high quality high frequency connectors JX2 and JX2, since unlike many boards they allow many high frequency signals to be connected to the Zynq.


I'd like to ensure high speed signal integrity for signals going from a carrier board through JX 1 and JX2 to the Zynq. The key parts are the Zynq input pin standard (LVDS etc) and the track impedance on the carrier board (my responsibility) and the track impedance for the 2" tracks on the MicroZed board. At GHz bit rates, a 2" track is electrically long, and simulations show the difference between 40ohms and 80ohms is significant.


Now the DDR tracks are 40ohms, but what's the "typical" impedance of the tracks from the JX1/2 connectors? N.B. I'm neither after specifications nor guarantees, but I would like an indication of likely impedance.


If that isn't known, what's the track width and pre-preg thickness, and I'll make a guesstimate from that.


Thanks.

  • Sign in to reply
  • Cancel
  • e14 Contributor
    0 e14 Contributor over 12 years ago

    I checked with the board designer and his reply was:

     

     

    Per the UG:

    100 ohm diff, 50 ohm single ended.

     

    All signals shall be routed to meet the following requirements:

     

    ·         100 ohm differential impedance between the P/N pairs.

     

    ·         10 mil length difference between each P/N pair on each header.

     

    ·         Use 4x spacing between pairs.

     

    ·         Length-tune ALL P/N signal pairs to within 100 mils across all pairs, including the internal 7010-CLG400 package delays.

     

    o   Length tune JX1, entire group (all connector P/N pairs) to within 100mils of each other.  The zero point, or reference point, is the longest pair in the group and all lengths are referenced to this length. Length tune within each P/N pair to 10 mils of each other.

     

    o   Length tune JX2 in the same manner are JX1.

     

    o   Length tune Bank 13 in the same manner as JX1.

     

     

    ·         Power (VCCO_xx) and Ground nets should be capable of handling 0.8A.

     

    ·         The dedicated analog signals, VP_0, VN_0, DXP and DXN should be isolated as much as possible from other noisy signals.

     

    ·         If possible, the auxiliary/multi-use analog signals, IO_L*P_T1_AD*P/N_* should provide as much isolation as possible. Some of these are shared with DQ byte groups above, in these cases, the DQ routing takes precedence.

     

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • e14 Contributor
    0 e14 Contributor over 12 years ago

    Thank you for a quick and comprehensive answer, especially as the 50/100ohm is the answer I was hoping for.

    To help me avoid asking unnecessary questions in the future, could you indicate which UG the board designer is referring to? I can't see that info in the MicroZed UG v1.4.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • e14 Contributor
    0 e14 Contributor over 12 years ago

    Sorry for the confusion. The documentation he is referring to is in the Carrier Card Users Guides, both the MicroZed IO Carrier Card and the MicroZed FMC Carrier Card, in the 'Layout Routing Guidelines' sections.

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • e14 Contributor
    0 e14 Contributor over 12 years ago

    I've added an addendum to a question I raised on comp.arch.fpga last October. The key point is that I am highly complementary w.r.t. Avnet's documentation and support, and I note that it looks like Avnet is committed to making a business in this area.

    Kee up the good work!

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube