element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      • Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Avnet Boards Forums
  • Products
  • Dev Tools
  • Avnet & Tria Boards Community
  • Avnet Boards Forums
  • More
  • Cancel
Avnet Boards Forums
ZedBoard Hardware Design Problem in Flashing Boot from QSPI in ZEDBOARD
  • Forum
  • Documents
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Avnet Boards Forums to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • State Verified Answer
  • Replies 4 replies
  • Subscribers 341 subscribers
  • Views 1122 views
  • Users 0 members are here
Related

Problem in Flashing Boot from QSPI in ZEDBOARD

Former Member
Former Member over 9 years ago

Hello all,

I am quite new in hardware design. I am trying to boot a 8-bit shift-register topology written in VHDL from the QSPI memory of the Zedboard. Booting from SD card is successfully completed; but the problem is that I am not able to complete booting it from QSPI. Since the source is a VHDL code, it cannot be exported as a design and no .ELF files are being created. The guide that I used during the flashing process is "Zedboard_boot_guide_IDS141_1_v1_1.pdfu201D.

I'm sorry if there is a duplicate in the forum.

Thanks in advance for your help.

  • Sign in to reply
  • Cancel
  • Former Member
    0 Former Member over 9 years ago

    Hello Necati,

     

    The document you refer to is very dated and targets the older Xilinx ISE tool suite. I would suggest that you begin using the current Xilinx Vivado tool suite. The Zynq device on the ZedBoard is supported by the free WebPack Vivado version.

     

    That said I am a little confused about what you are trying to do. Creating a bootable image for either the SD Card or QSPI device requires a minimal Zynq PS (Processor System) design along with your PL (Programmable Logic) design. You would then export this to the SDK and generate an FSBL (First Stage Boot Loader), either a .bin file for SD Card boot or a .mcs file for QSPI boot.

     

    There is a good set of four tutorials that take you though this process posted on the MicroZed Reference Designs page. Tutorial 4 in particular details generating a bootable image. While it targets the MicroZed board you only need to change the board targeted to use with the ZedBoard:

     

    http://zedboard.org/support/design/1519/10

     

    Adam Taylor also has a really good series of blog posts that detail designing with Zynq based boards:

     

    http://zedboard.org/content/microzed-chronicles

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
  • Former Member
    0 Former Member over 9 years ago

    Dear Gary,

    Thanks for your help and sorry for the late reply. I just had chance to try what you suggested.

    As you preferred and it was shown in tutorials, I was able to implement a "Hello world" boot from QSPI flash. For the next step, I am going to do the same for a 8-bit shift register written in VHDL. So, please correct me if I'm wrong. In order to implement such a design, I must create an IP design of the VHDL code and export it as a hardware to the

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 9 years ago

    (continued from above)
    ...export it as a hardware to the SDK, and provide an .elf file for boot in QSPI flash. By properly assigning correct ports between PS and PL, I believe to flash a boot for QSPI.

    Thank you for your help.

    Best regards,

    Necati

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • Former Member
    0 Former Member over 9 years ago

    Hello Necati,

     

    You have it pretty much correct. You need to make sure that when you export the hardware design to SDK you check the "include bitstream'" option. You do not need to assign any connections between the PS and the PL if your VHDL is a hardware only block with no interface to the Zynq PS. You just need to include a minimal Zynq PS IP block as shown in the tutorials. The Zynq PS block is required to boot the device and load the bitstream. Then just generate your FSBL and include the FSBL .elf file, then the .bit file, and finally any application .elf file when you generate your .mcs file for programming the QSPI.

     

    -Gary

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2026 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube