BUY NOW BUY NOW |
Kit Overview | Development Tools | Technical Documents | Video | Features | Kit Content |
Overview
The Altera DK-DEV-2AGX125NDK-DEV-2AGX125N Arria II GX FPGA Development Kit is a complete design environment that includes both the hardware and software you need to develop Arria II GX FPGA designs. The PCI-SIG-compliant board and the one-year license for the Quartus II software provide everything you need to begin developing custom Arria II GX FPGA designs.
The board provides a wide range of peripherals and memory interfaces to facilitate the development of the Arria II GX FPGA designs. Two high-speed mezzanine card (HSMC) ports are available to add additional functionality via a variety of HSMCs available from Altera and various partners. Design advancements and innovations, such as the 3.75-Gbps transceiver modules, the PCI Express hard IP implementation, and programmable power technology ensure that designs implemented in the Arria II GX FPGAs operate faster, with lower power, and have a faster time to market than previous FPGA families.
The following list describes what you can accomplish with the kit:
- Develop and test PCI Express (PCIe) designs.
- Develop and test memory subsystems consisting of DDR2 and DDR3 memories.
- Take advantage of the modular and scalable design by using the high-speed mezzanine card (HSMC) connectors to interface to over 30 different HSMCs provided by Altera partners, supporting protocols such as Serial RapidIO, 10 Gigabit Ethernet, SONET, Common Public Radio Interface (CPRI), Open Base Station Architecture Initiative (OBSAI) and others.
Key Applications: Wireless, Wireline, Broadcast and Military.
Development Tools
Software Development Tools:
Tool Type | Supplier | Supported Family | MPN | Description |
---|---|---|---|---|
IDE | Altera | ALL Altera Devices | Altera Quartus II | It's the industry's number one software in performance and productivity for CPLD, FPGA, and HardCopy ASIC designs. The Altera Quartus II software, the industry's number one software in performance and productivity for CPLD, FPGA, and HardCopy ASIC designs. Learn More |
Hardware Development Tools:
Tool Type | Supplier | Support?ed Family | MPN | Description |
---|---|---|---|---|
Download Cable | Altera | ALL Altera Devices | PL-BYTEBLASTER2NPL-BYTEBLASTER2N | The ByteBlaster II enables a PC to configure or program Altera devices. The download cable drives configuration or programming data using a standard parallel printer port from the PC. |
Download Cable | Altera | ALL Altera Devices | PL-USB-BLASTER-RCNPL-USB-BLASTER-RCN | The USB-Blaster drives configuration or programming data from the PC to configure or program Altera devices. The download cable interfaces to a standard USB PC port. |
Download Cable | Altera | ALL Altera Devices | PL-ETH2-BLASTERPL-ETH2-BLASTER | The EthernetBlaster can receive configuration or programming data from the Ethernet network to remotely configure or program Altera devices. The communications cable connects to a standard Ethernet network port with an RJ-45 connector. |
Technical Documents
Learning Center
Type | Description |
---|---|
User Guide | Altera: User Guide for DK-DEV-2AGX125N Dev Kit |
User Guide | Altera: Quick Start Guide for DK-DEV-2AGX125N Dev Kit |
Reference Manual | Altera: Reference Manual for Arria II GX FPGA Development Board |
Product Brief | Altera: Product Brief for Arria II GX FPGA Development Board |
Datasheet | Altera: Datasheet for Arria II Device Handbook |
Design Elements
Type | Description |
---|---|
Schematics | |
Layout | |
BOM | |
Application Library |
Video
Kit Features
The board features the following major component blocks:
- Arria II GXEP2AGX125EF35 EP2AGX125EF35 FPGA in the 1152-pin FineLine BGA (FBGA) package
- 124,100 LEs
- 49,640 adaptive logic modules (ALMs)
- 8,121 Kbit on-die memory
- 12 high-speed transceivers
- 6 phase locked loops (PLLs)
- 576 18x18 multipliers
- 0.9-V core power
- MAX II EPM2210F256 EPM2210F256 CPLD in the 256-pin FBGA package
- 2.5-V core power
- FPGA configuration circuitry
- MAX II CPLD EPM2210 EPM2210 System Controller and flash fast passive parallel (FPP) configuration
- On-board USB-BlasterTM for use with the Quartus II Programmer
- On-Board ports
- Two HSMC expansion ports (HSMC port B is only populated when a EP2AGX260 FPGA device is installed)
- One gigabit Ethernet port
- On-Board memory
- 128-Mbyte 16-bit DDR3 memory
- 1-Gbyte 64-bit DDR2 small outline DIMM (SODIMM)
- 2-Mbyte Synchronous Static Random Access Memory (SSRAM)
- 64-Mbyte flash memory
- On-Board clocking circuitry
- Five on-board oscillator
- 50-MHz oscillator
- 100-MHz oscillator
- 155.52-MHz oscillator
- Programmable oscillator with a default frequency of 125-MHz
- Programmable oscillator with a default frequency of 100-MHz
- Five on-board oscillator
- SMA connectors for external LVPECL clock input
- SMA connector for clock output
- General user I/O
- LEDs and displays
- Four user LEDs
- Two-line character LCD display
- Three configuration select LED
- One configuration done LED
- One HSMC interface transmit/receive LED (TX/RX)
- Three PCI Express LEDs
- Five Ethernet LEDs
- LEDs and displays
- Push-Button switches
- One CPU reset push-button switch
- One Max II CPLD EPM2210 EPM2210 System Controller configuration reset push-button switch
- One load image push-button switch (to program the FPGA from flash memory)
- One image select push-button switch (select image to load from flash memory)
- Two general user push-button switches
- DIP switches
- Four user DIP switches
- Eight MAX II control DIP switches
- Power supply
- 14-V – 20-V DC input
- PCI Express edge connector power
- On-board power measurement circuitry
- Mechanical
- PCI Express full-length standard-height (8.48” x 4.376”)
- PCI Express chassis or bench-top operation
Kit Contents
Hardware:
- Arria II GX FPGA development board - A development platform that allows you to develop and prototype hardware designs running on the Arria II GX EP2AGX125 EP2AGX125 FPGA.
- Power supply and cables - The kit includes the following items:
- Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
- USB cable
- Ethernet cable
- HSMC loopback board - A daughtercard that allows for loopback testing all signals on the HSMC interface using the Board Test System
- HSMC debug breakout board - A daughtercard that routes 40 CMOS signals to a 0.1-inch header and adds 20 LEDs to the remaining 40 CMOS signals
- Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
Software:
- Quartus II Subscription Edition Software
- Arria II GX FPGA Development Kit Installer