element14 Community
element14 Community
    Register Log In
  • Site
  • Search
  • Log In Register
  • Community Hub
    Community Hub
    • What's New on element14
    • Feedback and Support
    • Benefits of Membership
    • Personal Blogs
    • Members Area
    • Achievement Levels
  • Learn
    Learn
    • Ask an Expert
    • eBooks
    • element14 presents
    • Learning Center
    • Tech Spotlight
    • STEM Academy
    • Webinars, Training and Events
    • Learning Groups
  • Technologies
    Technologies
    • 3D Printing
    • FPGA
    • Industrial Automation
    • Internet of Things
    • Power & Energy
    • Sensors
    • Technology Groups
  • Challenges & Projects
    Challenges & Projects
    • Design Challenges
    • element14 presents Projects
    • Project14
    • Arduino Projects
    • Raspberry Pi Projects
    • Project Groups
  • Products
    Products
    • Arduino
    • Avnet & Tria Boards Community
    • Dev Tools
    • Manufacturers
    • Multicomp Pro
    • Product Groups
    • Raspberry Pi
    • RoadTests & Reviews
  • About Us
  • Store
    Store
    • Visit Your Store
    • Choose another store...
      • Europe
      •  Austria (German)
      •  Belgium (Dutch, French)
      •  Bulgaria (Bulgarian)
      •  Czech Republic (Czech)
      •  Denmark (Danish)
      •  Estonia (Estonian)
      •  Finland (Finnish)
      •  France (French)
      •  Germany (German)
      •  Hungary (Hungarian)
      •  Ireland
      •  Israel
      •  Italy (Italian)
      •  Latvia (Latvian)
      •  
      •  Lithuania (Lithuanian)
      •  Netherlands (Dutch)
      •  Norway (Norwegian)
      •  Poland (Polish)
      •  Portugal (Portuguese)
      •  Romania (Romanian)
      •  Russia (Russian)
      •  Slovakia (Slovak)
      •  Slovenia (Slovenian)
      •  Spain (Spanish)
      •  Sweden (Swedish)
      •  Switzerland(German, French)
      •  Turkey (Turkish)
      •  United Kingdom
      • Asia Pacific
      •  Australia
      •  China
      •  Hong Kong
      •  India
      • Japan
      •  Korea (Korean)
      •  Malaysia
      •  New Zealand
      •  Philippines
      •  Singapore
      •  Taiwan
      •  Thailand (Thai)
      • Vietnam
      • Americas
      •  Brazil (Portuguese)
      •  Canada
      •  Mexico (Spanish)
      •  United States
      Can't find the country/region you're looking for? Visit our export site or find a local distributor.
  • Translate
  • Profile
  • Settings
Autodesk EAGLE
  • Products
  • More
Autodesk EAGLE
EAGLE User Support (English) vRestrict layer and DRC
  • Blog
  • Forum
  • Documents
  • Events
  • Polls
  • Files
  • Members
  • Mentions
  • Sub-Groups
  • Tags
  • More
  • Cancel
  • New
Join Autodesk EAGLE to participate - click to join for free!
Actions
  • Share
  • More
  • Cancel
Forum Thread Details
  • Replies 8 replies
  • Subscribers 179 subscribers
  • Views 1857 views
  • Users 0 members are here
Related

vRestrict layer and DRC

Former Member
Former Member over 14 years ago

I have a 4-layer board originally routed in Eagle V4 (Linux/Pro) that passed

ERC/DRC and went to production. It was discovered later that a connector had

issues (shorts) with vias under it. I'm now correcting that in V5.11.0

(Linux/Pro). I edited the connector symbol to include a vRestrict layer and

did a Library-Update All. The connector updated correctly and the vRestrict

layer now shows up as expected. Curiously, though, when I run DRC no errors

are flagged, even though nothing on the board changed except the connector

and the vias are still there, now clearly underneath the vRestrict layer.

 

I did a newsgroup search and the only possibility I saw was an issue with

blind vias. My stackup, however, is a simple (18+916) with no blind vias

defined. Is there some other setting I might be missing, or have I just run

into an Eagle bug?

 

 

  • Sign in to reply
  • Cancel
Parents
  • Former Member
    Former Member over 14 years ago

    Am 16.03.2011 00:16, schrieb Bob Johnson:

    I have a 4-layer board originally routed in Eagle V4 (Linux/Pro) that passed

    ERC/DRC and went to production. It was discovered later that a connector had

    issues (shorts) with vias under it. I'm now correcting that in V5.11.0

    (Linux/Pro). I edited the connector symbol to include a vRestrict layer and

    did a Library-Update All. The connector updated correctly and the vRestrict

    layer now shows up as expected. Curiously, though, when I run DRC no errors

    are flagged, even though nothing on the board changed except the connector

    and the vias are still there, now clearly underneath the vRestrict layer.

     

    I did a newsgroup search and the only possibility I saw was an issue with

    blind vias. My stackup, however, is a simple (18+916) with no blind vias

    defined. Is there some other setting I might be missing, or have I just run

    into an Eagle bug?

     

    Please read manual_en.pdf; page 148 == vRestrict:

     

    Layer 43, vRestrict, is for drawing restricted areas where the

    Autorouter or the Followme router may not set vias. Manually placed

    vias in such a vRestrict region are not examined by the DRC and

    therefore not reported as an error.

     

     

    Mit freundlichen Grüßen / Best regards

     

    Alfred Zaffran

    --

    _____________________________________________________________

    Alfred Zaffran              Support

    CadSoft Computer GmbH       Hotline:   08635-698930

    Pleidolfweg 15              FAX:       08635-698940

    84568 Pleiskirchen          eMail: <alf@cadsoft.de>

                                 Web:   <www.cadsoft.de>

    Registergericht: Amtsgericht Traunstein HRB 5573

    Geschäftsführer: Dipl.-Ing. Klaus Schmidinger, Bodo Badnowitz

    _____________________________________________________________

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Former Member
    Former Member over 14 years ago in reply to Former Member

    A. Zaffran wrote:

     

    Am 16.03.2011 00:16, schrieb Bob Johnson:

    >> I have a 4-layer board originally routed in Eagle V4 (Linux/Pro) that

    >> passed ERC/DRC and went to production. It was discovered later that a

    >> connector had issues (shorts) with vias under it. I'm now correcting that

    >> in V5.11.0 (Linux/Pro). I edited the connector symbol to include a

    >> vRestrict layer and did a Library-Update All. The connector updated

    >> correctly and the vRestrict layer now shows up as expected. Curiously,

    >> though, when I run DRC no errors are flagged, even though nothing on the

    >> board changed except the connector and the vias are still there, now

    >> clearly underneath the vRestrict layer.

    >>

    >> I did a newsgroup search and the only possibility I saw was an issue with

    >> blind vias. My stackup, however, is a simple (18+916) with no blind

    >> vias defined. Is there some other setting I might be missing, or have I

    >> just run into an Eagle bug?

     

    Please read manual_en.pdf; page 148 == vRestrict:

     

    Layer 43, vRestrict, is for drawing restricted areas where the

    Autorouter or the Followme router may not set vias. Manually placed

    vias in such a vRestrict region are not examined by the DRC and

    therefore not reported as an error.

     

     

    Mit freundlichen Grüßen / Best regards

     

    Alfred Zaffran

     

    Right you are. I was looking in the online help, where vRestrict is referred

    to as 'Nogo areas for via-holes', similar to tKeepout being 'Nogo areas for

    components, top side'. The latter does get a DRC warning when violated.

    Maybe the former description should include '(auto-router only)'. Anyway,

    thanks for clarifying the issue.

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Former Member
    Former Member over 14 years ago in reply to Former Member

    A. Zaffran wrote:

     

    Am 16.03.2011 00:16, schrieb Bob Johnson:

    >> I have a 4-layer board originally routed in Eagle V4 (Linux/Pro) that

    >> passed ERC/DRC and went to production. It was discovered later that a

    >> connector had issues (shorts) with vias under it. I'm now correcting that

    >> in V5.11.0 (Linux/Pro). I edited the connector symbol to include a

    >> vRestrict layer and did a Library-Update All. The connector updated

    >> correctly and the vRestrict layer now shows up as expected. Curiously,

    >> though, when I run DRC no errors are flagged, even though nothing on the

    >> board changed except the connector and the vias are still there, now

    >> clearly underneath the vRestrict layer.

    >>

    >> I did a newsgroup search and the only possibility I saw was an issue with

    >> blind vias. My stackup, however, is a simple (18+916) with no blind

    >> vias defined. Is there some other setting I might be missing, or have I

    >> just run into an Eagle bug?

     

    Please read manual_en.pdf; page 148 == vRestrict:

     

    Layer 43, vRestrict, is for drawing restricted areas where the

    Autorouter or the Followme router may not set vias. Manually placed

    vias in such a vRestrict region are not examined by the DRC and

    therefore not reported as an error.

     

     

    Mit freundlichen Grüßen / Best regards

     

    Alfred Zaffran

     

    Right you are. I was looking in the online help, where vRestrict is referred

    to as 'Nogo areas for via-holes', similar to tKeepout being 'Nogo areas for

    components, top side'. The latter does get a DRC warning when violated.

    Maybe the former description should include '(auto-router only)'. Anyway,

    thanks for clarifying the issue.

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data
element14 Community

element14 is the first online community specifically for engineers. Connect with your peers and get expert answers to your questions.

  • Members
  • Learn
  • Technologies
  • Challenges & Projects
  • Products
  • Store
  • About Us
  • Feedback & Support
  • FAQs
  • Terms of Use
  • Privacy Policy
  • Legal and Copyright Notices
  • Sitemap
  • Cookies

An Avnet Company © 2025 Premier Farnell Limited. All Rights Reserved.

Premier Farnell Ltd, registered in England and Wales (no 00876412), registered office: Farnell House, Forge Lane, Leeds LS12 2NE.

ICP 备案号 10220084.

Follow element14

  • X
  • Facebook
  • linkedin
  • YouTube