Actions
Forum Thread Details
  • Replies 4 replies
  • Subscribers 190 subscribers
  • Views 487 views
  • Users 0 members are here
Related

Errors in eagle

e14 Contributor

Hello Everyone

 

I am currently designing a layout for FPGA board. I have already chosen 6 layers for designing.

I am facing few problems while moving parts inside the board area.

While i am moving the chip only the outer body moves and the print does not move.

I will attach the fie here so that it will be clear.

 

Moreover I also want to ask that if a design is very complex, is it okay to place the parts one by one with only the parts with which they are connected?

Moving all the parts inside the board and then routing seems quite difficult.

 

Please the attached screen dump of the problem I am facing.

 

Thanks a lot.

A reply would be very helpful

Attachments:
image
Parents

  • Hi,

     

    I think that the red marks that doesn't move are not the 'Print', but they are error reported by DRC... The pad, and all layer move when you move a part. But the errors reported buy ERC will be updated only if you run again ERC.

    So before starting to place and route, first try to solve theses errors...

     

    Guillaume.

Reply

  • Hi,

     

    I think that the red marks that doesn't move are not the 'Print', but they are error reported by DRC... The pad, and all layer move when you move a part. But the errors reported buy ERC will be updated only if you run again ERC.

    So before starting to place and route, first try to solve theses errors...

     

    Guillaume.

Children
  • in reply to kikoun

    Ruchi,

     

    I agree with Guillame - what doesn't move are the DRC errors.

     

    You can follow his suggestion and try to solve the errors first.  An

    alternative would be to clear the errors with:

     

        ERRORS CLEAR

     

    on the command line.

     

    With that said, there's a reason why these errors were produced.  Since

    none of the related nets have been routed, it's a bit more fundamental.

    i.e. the spacing between the FPGA pads is smaller than what is allowed

    by the DRC rules.  Take a close look at the tolerances in the DRC - they

    may be too tight.  These should be set to the greater of what your board

    house can fabricate and your design requirements.

     

    Check all the values in the DRC paying particular attention to the

    clearances.

     

    Additionally, it may help to hide the top and bottom stop layers before

    running DRC.  I find that the stop mask errors are too numerous to be of

    any help and wind up cluttering the significant errors.

     

    HTH,

        - Chuck

     

     

     

    On 08/08/2016 07:03 AM, Guillaume barrey wrote:

    Hi,

     

    I think that the red marks that doesn't move are not the 'Print', but they are error reported by DRC... The pad, and all layer move when you move a part. But the errors reported buy ERC will be updated only if you run again ERC.

    So before starting to place and route, first try to solve theses errors...

     

    Guillaume.

     

    --

    To view any images and attachments in this post, visit:

    https://www.element14.com/community/message/203353