Actions
Forum Thread Details
  • Replies 6 replies
  • Subscribers 179 subscribers
  • Views 713 views
  • Users 0 members are here
Related

First advanced EAGLE design, having various issues

Former Member

THIS ISSUE IS FIXED, SEE FURTHER DOWN FOR NEXT PROBLEM

I'm designing a circular board with a BGA and lots of different IC's on it and I'm having various problems. I'll start with my first one, regarding Blind Via Ratio error in DRC:

 

Layers setup in DRC:

image

Sizes setup in DRC:

image

 

I end up with these warnings everywhere:

image

 

I have a number of other issues, but I thought I'd take them one at a time. Any help is very much appreciated!

 

Regards,

Peter Hygren

Parents

  • Hi Peter,

     

    the problem seems to be in the settings for Sizes in the Design Rules. You have 0.5mm for micro vias and for 'normal' vias. This does not allow EAGLE to dinstinguish between them and I suppose this is the reason for the errors. Usually the value for normal vias is higher than for micro vias. As far as I can see it from your Desing Rule settings, I think you don't use real micro vias. What happens if you decrease the micro vias value?

     

    Regards,

    Richard

     

    For further evaluation it would be good to send me your board file by email.

  • in reply to Richard_H

    I changed my layer settings to only have one via type and the problem went away, on to a much more urgent problem:

     

    I have a supply layer (GND) that doesn't behave like it should regarding clearing room for vias and THT pins:

    (brown is GND plane obviously)
    image

    My layers:

    image

    And the GND layer:

    image

    The fill layer does however treat ground pins/vias correctly:

    image

    I need help urgently to solve this matter, any help is deeply appreciated. I'll send brd file on request via mail.

  • in reply to Former Member

    BUMP

    Hasn't anyone else run into this problem?

Reply Children
No Data