Rendering of 3D models is a computationally expensive task and often slow. With hardware customization and reprogrammable flexibility using FPGAs, highest performance can be achieved. So we are going to build customized hardware on a FPGA Cyclone IV E (DE0 nano board) to render 3D objects into images, and finally, display the rendered images on a monitor over VGA. I have used Verilog for the hardware implementation so that the code can be easily compiled for most FPGAs out there. Happy Rendering!
Supplemental Material:
Bill of Material:
| Product Name | Manufacturer | Quantity | Buy Kit |
|---|---|---|---|
| Development Kit, Altera Cyclone IV FPGA , DE0-Nano, 2x GPIO Headers, 32MB SDRAM, Accelerometer | TERASIC TECHNOLOGIES | 1 | Buy Now |
Additional Parts:
| Wire Gauge:28AWG |

Top Comments
-
shabaz
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
cstanton
in reply to shabaz
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
shabaz
in reply to cstanton
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
surbhika
in reply to cstanton
-
Cancel
-
Vote Up
+1
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
michaelkellett
in reply to shabaz
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
cstanton
in reply to michaelkellett
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
michaelkellett
in reply to cstanton
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
-
surbhika
in reply to michaelkellett
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
Comment-
surbhika
in reply to michaelkellett
-
Cancel
-
Vote Up
0
Vote Down
-
-
Sign in to reply
-
More
-
Cancel
Children