AXI GPIO PL

Did you set the GPIO direction to be OUTPUT?

Hi, thanks for you answer.
Yes it is set as output
First step -> export
Second step -> set out as direction
Third step -> change value

Also in the AXI GPIO, it is set as output: as soon as I make the wrapper, it is recognized to be out.

My understanding is something changed with sysfs in the latest version of the tools. Not sure what yet. I’ll ask for clarification.

I can see the signal moving in the ILA I placed in the PL.
My feeling is that the /sys/class/gpio part is working... 

I can see the signal moving in the ILA I placed in the PL.
My feeling is that the /sys/class/gpio part is working... 

Can you post a picture of your BLOCK DESIGN and ADDRESS MAPPING from Vivado?

I also tried to "Make External" the GPIO from AXI GPIO (without ILA).
Same results.....

This is my xdc

# Pin JX2 13
set_property PACKAGE_PIN G14 [get_ports gpio_io_o_0[0]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_io_o_0[0]]

# Pin JX2 14
set_property PACKAGE_PIN J15 [get_ports gpio_io_o_0[1]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_io_o_0[1]]

# Pin JX2 24
set_property PACKAGE_PIN D19 [get_ports gpio_io_o_0[2]]
set_property IOSTANDARD LVCMOS33 [get_ports gpio_io_o_0[2]]

One more thing - the top level HDL file - can you post a snippet of the port map?

You mean this?

--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
--Date        : Thu Feb 13 15:17:19 2025
--Host        : C1845 running 64-bit major release  (build 9200)
--Command     : generate_target design_1_wrapper.bd
--Design      : design_1_wrapper
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wrapper is
  port (
    DDR_addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
    DDR_ba : inout STD_LOGIC_VECTOR ( 2 downto 0 );
    DDR_cas_n : inout STD_LOGIC;
    DDR_ck_n : inout STD_LOGIC;
    DDR_ck_p : inout STD_LOGIC;
    DDR_cke : inout STD_LOGIC;
    DDR_cs_n : inout STD_LOGIC;
    DDR_dm : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    DDR_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_odt : inout STD_LOGIC;
    DDR_ras_n : inout STD_LOGIC;
    DDR_reset_n : inout STD_LOGIC;
    DDR_we_n : inout STD_LOGIC;
    FIXED_IO_ddr_vrn : inout STD_LOGIC;
    FIXED_IO_ddr_vrp : inout STD_LOGIC;
    FIXED_IO_mio : inout STD_LOGIC_VECTOR ( 53 downto 0 );
    FIXED_IO_ps_clk : inout STD_LOGIC;
    FIXED_IO_ps_porb : inout STD_LOGIC;
    FIXED_IO_ps_srstb : inout STD_LOGIC;
    gpio_io_o_0 : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_wrapper;

architecture STRUCTURE of design_1_wrapper is
  component design_1 is
  port (
    DDR_cas_n : inout STD_LOGIC;
    DDR_cke : inout STD_LOGIC;
    DDR_ck_n : inout STD_LOGIC;
    DDR_ck_p : inout STD_LOGIC;
    DDR_cs_n : inout STD_LOGIC;
    DDR_reset_n : inout STD_LOGIC;
    DDR_odt : inout STD_LOGIC;
    DDR_ras_n : inout STD_LOGIC;
    DDR_we_n : inout STD_LOGIC;
    DDR_ba : inout STD_LOGIC_VECTOR ( 2 downto 0 );
    DDR_addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
    DDR_dm : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    DDR_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    FIXED_IO_mio : inout STD_LOGIC_VECTOR ( 53 downto 0 );
    FIXED_IO_ddr_vrn : inout STD_LOGIC;
    FIXED_IO_ddr_vrp : inout STD_LOGIC;
    FIXED_IO_ps_srstb : inout STD_LOGIC;
    FIXED_IO_ps_clk : inout STD_LOGIC;
    FIXED_IO_ps_porb : inout STD_LOGIC;
    gpio_io_o_0 : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1;
  
  attribute MARK_DEBUG : string;
  attribute MARK_DEBUG of gpio_io_o_0: signal is "TRUE";
  
  
begin
design_1_i: component design_1
     port map (
      DDR_addr(14 downto 0) => DDR_addr(14 downto 0),
      DDR_ba(2 downto 0) => DDR_ba(2 downto 0),
      DDR_cas_n => DDR_cas_n,
      DDR_ck_n => DDR_ck_n,
      DDR_ck_p => DDR_ck_p,
      DDR_cke => DDR_cke,
      DDR_cs_n => DDR_cs_n,
      DDR_dm(3 downto 0) => DDR_dm(3 downto 0),
      DDR_dq(31 downto 0) => DDR_dq(31 downto 0),
      DDR_dqs_n(3 downto 0) => DDR_dqs_n(3 downto 0),
      DDR_dqs_p(3 downto 0) => DDR_dqs_p(3 downto 0),
      DDR_odt => DDR_odt,
      DDR_ras_n => DDR_ras_n,
      DDR_reset_n => DDR_reset_n,
      DDR_we_n => DDR_we_n,
      FIXED_IO_ddr_vrn => FIXED_IO_ddr_vrn,
      FIXED_IO_ddr_vrp => FIXED_IO_ddr_vrp,
      FIXED_IO_mio(53 downto 0) => FIXED_IO_mio(53 downto 0),
      FIXED_IO_ps_clk => FIXED_IO_ps_clk,
      FIXED_IO_ps_porb => FIXED_IO_ps_porb,
      FIXED_IO_ps_srstb => FIXED_IO_ps_srstb,
      gpio_io_o_0(2 downto 0) => gpio_io_o_0(2 downto 0)
    );
end STRUCTURE;

Everything looks in order from Vivado standpoint. What about your Petalinux setup?  

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841846/AXI+GPIO

Look at this link for requirements in the kernel and population of the device tree. They also give you the command line calls. It "should just work".

I think the Petalinux setup to be ok.
I can see the GPIO moving in the ILA. It means that the AXI GPIO registers are written correctly and the IP is doing what it has to do.
If there were an issue at the Petalinux level, I shouldn't see the signal moving in the ILA...I guess...

Here we go.
My fault: 
I was thinking like a software engineer rather than an electronics engineer:
the GPIO banks on the MicroZed are not powered but expect an external power supply.

I do not have right now an external power supply.

But I will have it.

Thanks a lot for your help.

Regards.

Makes sense if you are using MicroZed standalone and not with Carrier Card. The Carrier Card provides power to the PL banks like you mentioned. Standalone you are limited to MIO.