Welcome to RFSoC Gen3 Kit for mmWave (m)
The Avnet Wideband mmWave Radio Development Kit for RFSoC Gen-3 is ideal for prototyping RF applications in mmW bands including 5G NR FR2, wireless backhaul, as well as K/Ka band radar and SATCOM.

Learn more about this board Click Here.

image

Technical Specification

The Avnet Wideband mmWave Radio Development Kit for RFSoC Gen-3 is ideal for prototyping RF applications in mmW bands including 5G NR FR2, wireless backhaul, as well as K/Ka band radar and SATCOM. This platform combines the Otava DTRX2 Dual Transceiver mmWave Radio Card - jointly developed by Otava and Avnet - with the Xilinx ZynqRegistered UltraScale+ Tm RFSoC ZCU208 Evaluation Kit.

Explore the entire signal chain from millimeter wave RF in the 20 to 30 GHz range to IF sampling in RFSoC Gen-3 data converters reaching 6 GHz. Native connection to MATLABRegistered and SimulinkRegistered is provided by Avnet's RFSoC ExplorerRegistered, featuring graphical control of the platform and intuitive APIs for programmatic access. Product Brief (Datasheet)

Click on the images to enlarge

Top Angle View
Top Angle View
Top View
Top View
DTRX2 Top View
DTRX2 Top View
Kit Includes
Kit Includes
Diagram
Diagram
DTRX2 Angle View
DTRX2 Angle View
RFSoCX Value
RFSoCX Value
Diagram
Diagram

Kit Includes

  • Xilinx Zynq UltraScale+ RFSoC ZCU208 Evaluation Kit
  • Otava DTRX2 mmWave Radio Daughtercard
  • Avnet RFSoC Explorer for MATLAB and Simulink
  • Free MATLAB Trial Package for RFSoC

Feature List

Xilinx Zynq UltraScale+ RFSoC ZCU208 Evaluation Kit

  • Complete OEM kit including CLK104, XM650, and XM655 add-on cards
  • Features the Zynq UltraScale+ RFSoC ZU48DR with integrated gigasample data converters and programmable gain control
  • 8x 14-bit 5 GSPS ADCs
  • 8x 14-bit 10 GSPS DACs
  • 4GB 64-bit DDR4 programmable logic memory
  • 4GB 64-bit DDR4 processor system memory
  • RF Mezzanine Card 2.0 interface for RF expansion
  • FPGA Mezzanine Card (FMC+) interface for I/O expansion

Otava DTRX2 mmWave Radio Card for Xilinx RFSoC ZCU208 Evaluation Kit

  • 2 TX channels up convert from high IF frequencies to mmWave frequencies
  • 2 RX channels down convert from mmWave frequencies to high IF frequencies
  • Independent TX and RX LO PLLs with integrated frequency synthesizer, on-chip VCO, and common reference from the Xilinx ZCU208 CLK104 module
  • Digital Step Attenuators (DSA) for gain control
  • Independent signal chain enable/disable for TDD operation
  • TDD and FDD modes supported
  • RF band select filters can be added externally based on operating frequency
  • Powered from a single 12V DC connector

Target Applications

  • 5G NR FR2 bands
  • K/Ka band radar & SATCOM
  • Aerospace and defense

Technical Documents

Related Blog Posts
  • The Art of FPGA Design Season 2 Post 22

    LWDF IIRs I am finally ready now to discuss the LWDF IIR filter architecture.  In a few words, such a filter consists of two parallel all pass sections, which differ in order by 1, which means that one path is of odd order while the other one is...
  • The Art of FPGA Design Season 2 Post 21

    You cannot always trust AIs I asked four major AI chat bots the same question:  "What is the most efficient way to implement IIR filters? Reply in 40 words or less." Here are the responses:  Perplexity AI: "Use a cascade of second-order (bi..…
  • The Art of FPGA Design Season 2 - Post 20

    IIR Filters 101 I will try to keep the math side of things as light as possible but we cannot avoid it completely, so I will use the hand waving proof technique. If you have any doubts or questions about the statements made here without any proof, pl…