Browse By Tags

  • BSP for ZUBoard 1CG Board

    Hi all, Can you please provide ZUBoard 1CG BSP supporting the petalinux .I need the BSP to build an image and bringup my boart using the BSP. I have already explored the FreeRTOS. Now I am searching for the BSP in Petalinux Website here I am not able…

  • ZUBoard -- A New Xilinx Board to Upgrade Your MiniZed

    ZUBoard 1CG Announced Avnet announced the ZUBoard 1CG in May and went on to show the prototypes at the Embedded Vision Summit. The prototypes will be demonstrated at Embedded World in Germany next week as well and Sensors Converge later this month.…

  • Update for Linaro Connect event for 96Boards

    The Ultra96 boards are part of the Linaro 96Boards consortium. Ultra96 follows the 96Boards Consumer Edition Specification. As stated on the 96Boards About page, " 96Boards is a range of hardware specifications created by Linaro to make the latest ARM…

  • Cache Library on the UltraZed

    Hello, I am currently trying to build a kernel module, which contains functions like cache-flushing. Some background Information as to how my System is generated: I am using the Xilinx-V2019.1-Toolchain (Vivado & SDK, PetaLinux Tools) to generate all…

  • UltraZED-EV + IO Carrier Card VCU Design Example (v2018.3) Companion Videos

    HI there, Here is a list of the companion videos for using the VCU on an Avnet UltraZed-EV SOM. You can find a blog that points to all of the training source code and other VCU related materials here UltraZed-EV VCU (Video Codec Unit) Design If you do…

  • UltraZed-EV VCU (Video Codec Unit) Design

    Hi everyone! Jason Moss, one of our product specialists recently had some great success in spinning up the VCU that is included in the Avnet UltraZed-EV 7EV based SOM! What is the VCU you might ask? This is an acronym that stands for Video Codec Unit…

  • UltraZED-EV + IO Carrier Card VCU Design Example (v2018.3)

    A VCU-based design example is now available for the UltraZED-EV SOM and Carrier Card. The VCU implementation was ported from the Xilinx v2018.3 ZCU106 VCU TRD design, so this example is setup (architecturally) to be extended to incorporate the other TRD…