Hello Everyone,
My name is Harji Nagi and this is my first attempt to programme FPGA (I am using Arty A7 35T) and currently I m using 2015.4 version of Xilinx Vivado .When I tried to connect the hw_server after generating bit stream, I got this error Please someone help me to remove this error.
